



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusActiveCore ProcessorARM® Cortex®-M4Core Size32-Bit Single-CoreSpeed72MHzConnectivityCANbus, I°C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsDMA, I°S, POR, PWM, WDTNumber of I/O52Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature440°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device PackageInternal (Lope Note Note Note Note Note Note Note Not	Details	
Core Size32-Bit Single-CoreSpeed72MHzConnectivityCANbus, I²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsDMA, I²S, POR, PWM, WDTNumber of I/O52Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	Product Status	Active
Speed72MHzConnectivityCANbus, I²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsDMA, I²S, POR, PWM, WDTNumber of I/O52Program Memory Size128KB (128K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K × 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFP (10x10)	Core Processor	ARM® Cortex®-M4
ConnectivityCANbus, I²C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsDMA, I²S, POR, PWM, WDTNumber of I/O52Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFP (10x10)	Core Size	32-Bit Single-Core
PeripheralsDMA, I²S, POR, PWM, WDTNumber of I/O52Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSurple P (10x10)64-LQFP (10x10)	Speed	72MHz
Number of I/O52Program Memory Size128KB (128K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K × 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFP (10x10)	Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFP (10x10)	Peripherals	DMA, I ² S, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFP (10x10)	Number of I/O	52
EEPROM Size-RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	Program Memory Size	128KB (128K x 8)
RAM Size32K x 8Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)2V ~ 3.6VData ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	EEPROM Size	-
Data ConvertersA/D 16x12b; D/A 1x12bOscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	RAM Size	32K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Operating Temperature-40°C ~ 105°C (TA)Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	Data Converters	A/D 16x12b; D/A 1x12b
Mounting TypeSurface MountPackage / Case64-LQFPSupplier Device Package64-LQFP (10x10)	Oscillator Type	Internal
Package / Case 64-LQFP Supplier Device Package 64-LQFP (10x10)	Operating Temperature	-40°C ~ 105°C (TA)
Supplier Device Package 64-LQFP (10x10)	Mounting Type	Surface Mount
	Package / Case	64-LQFP
	Supplier Device Package	64-LQFP (10x10)
Purchase ORL https://www.e-xii.com/product-detail/stmicroelectronics/stm321302rbt/tr	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302rbt7tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of figures

Figure 1.	STM32F302xB/STM32F302xC block diagram	12
Figure 2.	Clock tree	18
Figure 3.	Infrared transmitter	
Figure 4.	STM32F302xB/STM32F302xC LQFP48 pinout	31
Figure 5.	STM32F302xB/STM32F302xC LQFP64 pinout	32
Figure 6.	STM32F302xB/STM32F302xC LQFP100 pinout	33
Figure 7.	STM32F302xB/STM32F302xC WLCSP100 pinout	34
Figure 8.	STM32F302xB/STM32F302xC memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme.	
Figure 12.	Current consumption measurement scheme	
Figure 13.	Typical V _{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	Typical application with an 8 MHz crystal	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	HSI oscillator accuracy characterization results for soldered parts	
Figure 19.	TC and TTa I/O input characteristics - CMOS port.	
Figure 20.	TC and TTa I/O input characteristics - TTL port	
Figure 21.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port.	
Figure 22.	Five volt tolerant (FT and FTf) I/O input characteristics - TTL port	
Figure 23.	I/O AC characteristics definition	
Figure 24.	Recommended NRST pin protection	
Figure 25.	I^2C bus AC waveforms and measurement circuit	
Figure 26.	SPI timing diagram - slave mode and CPHA = 0	
Figure 27.	SPI timing diagram - slave mode and CPHA = $1^{(1)}$	90
Figure 28.	SPI timing diagram - master mode ⁽¹⁾	
Figure 29.	I_2^2 S slave timing diagram (Philips protocol) ⁽¹⁾	
Figure 29.	I^2S master timing diagram (Philips protocol) ⁽¹⁾	
Figure 30. Figure 31.	USB timings: definition of data signal rise and fall time	
Figure 31. Figure 32.	ADC typical current consumption on VDDA pin	
	ADC typical current consumption on VREF+ pin	
Figure 33.		
Figure 34.	ADC accuracy characteristics.	
Figure 35.	Typical connection diagram using the ADC	
Figure 36.	12-bit buffered /non-buffered DAC	
Figure 37.	Maximum VREFINT scaler startup time from power down	
Figure 38.	OPAMP voltage noise versus frequency	
Figure 39.	LQFP100 – 14 x 14 mm, low-profile quad flat package outline	
Figure 40.	LQFP100 – 14 x 14 mm, low-profile quad flat package recommended footprint .	
Figure 41.	LQFP100 – 14 x 14 mm, low-profile quad flat package top view example	
Figure 42.	LQFP64 – 10 x 10 mm, low-profile quad flat package outline	
Figure 43.	LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint	
Figure 44.	LQFP64 – 10 x 10 mm, low-profile quad flat package top view example	
Figure 45.	LQFP48 – 7 x 7 mm, low-profile quad flat package outline	
Figure 46.	LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint	
Figure 47.	LQFP48 - 7 x 7 mm, low-profile quad flat package top view example	132
Figure 48.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F302xB/STM32F302xC microcontrollers.

This STM32F302xB/STM32F302xC datasheet should be read in conjunction with the STM32F302xx reference manual (RM0365). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M4 core with FPU, please refer to:

- **Cortex[®]-M4 with FPU Technical Reference Manual**, available from ARM website www.arm.com.
- STM32F3xxx and STM32F4xxx Cortex[®]-M4 programming manual (PM0214) available from our website *www.st.com*.





2 Description

The STM32F302xB/STM32F302xC family is based on the high-performance ARM[®] Cortex[®]-M4 32-bit RISC core with FPU operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 40 Kbytes of SRAM) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer up to two fast 12-bit ADCs (5 Msps), four comparators, two operational amplifiers, up to one DAC channel, a low-power RTC, up to five general-purpose 16-bit timers, one general-purpose 32-bit timer, and one timer dedicated to motor control. They also feature standard and advanced communication interfaces: up to two I²Cs, up to three SPIs (two SPIs are with multiplexed full-duplex I2Ss), three USARTs, up to two UARTs, CAN and USB. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.

The STM32F302xB/STM32F302xC family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F302xB/STM32F302xC family offers devices in four packages ranging from 48 pins to 100 pins.

The set of included peripherals changes with the device chosen.



Interconnect source	Interconnect destination	Interconnect action
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration
CSS CPU (hard fault) COMPx PVD GPIO	TIM1, TIM15, 16, 17	Timer break
	TIMx	External trigger, timer break
GPIO	ADCx DAC1	Conversion external trigger
DAC1	COMPx	Comparator inverting input

Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix (continued)

Note: For more details about the interconnect actions, please refer to the corresponding sections in the reference manual (RM0365.

3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.



3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.11 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-tomemory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose timers, DAC and ADC.

3.12 Interrupts and events

3.12.1 Nested vectored interrupt controller (NVIC)

The STM32F302xB/STM32F302xC devices embed a nested vectored interrupt controller (NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.



3.13.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.13.4 OPAMP reference voltage (VREFOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal channel: VREFOPAMP1 connected to ADC1 channel 15, VREFOPAMP2 connected to ADC2 channel 17.

3.14 Digital-to-analog converter (DAC)

A single 12-bit buffered DAC channel can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.15 **Operational amplifier (OPAMP)**

The STM32F302xB/STM32F302xC embeds two operational amplifiers with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

3.16 Fast comparators (COMP)

The STM32F302xB/STM32F302xC devices embed four fast rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.



3.17.1 Advanced timer (TIM1)

The advanced-control timer, TIM1, can be seen as a three-phase PWM multiplexed on six channels. It has a complementary PWM output with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *Section 3.17.2* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32F302xB/STM32F302xC (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

• TIM2, 3, and TIM4

These are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

- They have 16-bit auto-reload upcounters and 16-bit prescalers.
- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.17.3 Basic timer (TIM6)

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.



	Pin nu	umber						Pin functions			
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
E2	70	44	32	PA11	I/O	FT	-	USART1_CTS, USB_DM, CAN_RX, TIM1_CH1N, TIM1_CH4, TIM1_BKIN2, TIM4_CH1, COMP1_OUT, EVENTOUT	-		
D1	71	45	33	PA12	I/O	FT	-	USART1_RTS_DE, USB_DP, CAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, TIM16_CH1, COMP2_OUT, EVENTOUT	-		
E3	72	46	34	PA13	I/O	FT	-	USART3_CTS, TIM4_CH3, TIM16_CH1N, TSC_G4_IO3, IR_OUT, SWDIO-JTMS, EVENTOUT	-		
C1	73	-	-	PF6	I/O	FTf	(1)	I2C2_SCL, USART3_RTS_DE, TIM4_CH4, EVENTOUT	-		
A1, A2, B1	74	47	35	VSS	S	-	-	Ground			
D2	75	48	36	VDD	S	-	-	Digital pov	wer supply		
C2	76	49	37	PA14	I/O	FTf	-	I2C1_SDA, USART2_TXTIM1_BKIN, TSC_G4_IO4, SWCLK-JTCK, EVENTOUT	-		
B2	77	50	38	PA15	I/O	FTf	-	I2C1_SCL, SPI1_NSS, SPI3_NSS, I2S3_WS, JTDI, USART2_RX, TIM1_BKIN, TIM2_CH1_ETR, EVENTOUT	-		
E4	78	51	-	PC10	I/O	FT	(1)	SPI3_SCK, I2S3_CK, USART3_TX, UART4_TX, EVENTOUT	-		
D3	79	52	-	PC11	I/O	FT	(1)	SPI3_MISO, I2S3ext_SD, USART3_RX, UART4_RX, EVENTOUT	-		
A3	80	53	-	PC12	I/O	FT	(1)	EVENTOUT	-		
B3	81	-	-	PD0	I/O	FT	(1)	CAN_RX, EVENTOUT	-		



	Pin nı	umber						Pin functions		
WLCSP100	LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
D5	95	61	45	PB8	I/O	FTf	-	I2C1_SCL, CAN_RX, TIM16_CH1, TIM4_CH3 TIM1_BKIN, TSC_SYNC, COMP1_OUT, EVENTOUT	-	
C6	96	62	46	PB9	I/O	FTf	-	I2C1_SDA, CAN_TX, TIM17_CH1, TIM4_CH4, IR_OUT, COMP2_OUT, EVENTOUT	-	
B7	97	-	-	PE0	I/O	FT	(1)	USART1_TX, TIM4_ETR, TIM16_CH1, EVENTOUT	-	
A8	98	-	-	PE1	I/O	FT	(1)	USART1_RX, TIM17_CH1, EVENTOUT	-	
C7	99	63	47	VSS	S	-	-	Gro	und	
A9, A10, B10, B8	100	64	48	VDD	S	-	-	Digital pov	wer supply	

Table 13. STM32F302xB/STM32F302xC pin definitions (continued)

Function availability depends on the chosen device. When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must not be configured in analog mode.

PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the RM0365 reference manual.

3. The VREF+ functionality is available only on the 100 pin package. On the 64-pin and 48-pin packages, the VREF+ is internally connected to VDDA.

4. Fast ADC channel.

5. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O.



6.1.7 Current consumption measurement




Figure 12. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 21: Voltage characteristics*, *Table 22: Current characteristics*, and *Table 23: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including $V_{DDA,}$ V_{BAT} and $V_{DD})$	-0.3	4.0	
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	
V _{REF+} -V _{DDA} ⁽²⁾	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4]
	Input voltage on FT and FTf pins	V _{SS} –0.3	V _{DD} + 4.0	V
V _{IN} ⁽³⁾	Input voltage on TTa pins	V _{SS} –0.3	4.0	
VIN Y	Input voltage on any other pin	V _{SS} -0.3	4.0	
	Input voltage on Boot0 pin	0	9	
$ \Delta V_{DDx} $	Variations between different V _{DD} power pins	-	50	m)/
V _{SSX} –V _{SS}	Variations between all the different ground pins ⁽⁴⁾	-	50	- mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3. sensitivity charac		-

Table 21	. Voltage	characteristics ⁽¹⁾
----------	-----------	--------------------------------

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD} : V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD} .

56/144



6.3 Operating conditions

6.3.1 General operating conditions

Table 24.	General	operating	conditions
-----------	---------	-----------	------------

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	72		
f _{PCLK1}	Internal APB1 clock frequency	-	0	36	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	72		
V _{DD}	Standard operating voltage	-	2	3.6	V	
	Analog operating voltage (OPAMP and DAC not used)	Must have a potential	2	3.6	V	
V _{DDA}	Analog operating voltage (OPAMP and DAC used)	V _{DD}	2.4	3.6	V	
V _{BAT}	Backup operating voltage	-	1.65	3.6	V	
	I/O input voltage	TC I/O	-0.3	V _{DD} +0.3	V	
V		TTa I/O	-0.3	V _{DDA} +0.3		
V _{IN}		FT and FTf I/O ⁽¹⁾	-0.3	5.5		
		BOOT0	0	5.5		
	Power dissipation at $T_A =$ LQFP100	WLCSP100	-	500	mW	
Р		LQFP100	-	488		
P_{D}	105 °C for suffix $7^{(2)}$	LQFP64	-0.3 V _{DDA} +0.3 -0.3 5.5 0 5.5 - 500	444	mvv	
		APB2 clock frequency-operating voltage and DAC not used)-perating voltage and DAC used)Must have a potential equal to or higher than V_{DD} operating voltage and DAC used)-voltage-TC I/O TTa I/OTTa I/Ovoltage-TC I/O 	-	364		
	Ambient temperature for 6		-40	85	°C	
	suffix version	Low-power dissipation ⁽³⁾	-40	105		
	Ambient temperature for 7		-40	105	°C	
	suffix version	Low-power dissipation ⁽³⁾	-40	125		
т.	lunction tomporature range	6 suffix version	-40	105	°C	
TJ	Junction temperature range	7 suffix version	-40	125	°C	

1. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see Section 7.5: Thermal characteristics).

 In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.5: Thermal characteristics).



I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 38: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DD} is the MCU supply voltage

 f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = C_{INT} + C_{EXT} + C_S

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



STM32F302xB STM32F302xC

Symbol	Parameter	Conditions ⁽¹⁾	l/O toggling frequency (f _{SW})	Тур	Unit
			2 MHz	0.90	
			4 MHz	0.93	
		V _{DD} = 3.3 V C _{ext} = 0 pF	8 MHz	1.16	
		$C_{ext} = 0 \text{ pr}^2$ $C = C_{INT} + C_{EXT} + C_S$	18 MHz	1.60	
			36 MHz	2.51	
			48 MHz	2.97	-
			2 MHz	0.93	
			4 MHz	1.06	
		$V_{DD} = 3.3 V$	8 MHz	1.47	
		$C_{ext} = 10 \text{ pF}$ C = C _{INT} + C _{EXT} +C _S	18 MHz	2.26	
			36 MHz	3.39	
			48 MHz	5.99	
		$V_{DD} = 3.3 V$ $C_{ext} = 22 pF$ $C = C_{INT} + C_{EXT} + C_{S}$	2 MHz	1.03	
I _{SW}	I/O current consumption		4 MHz	1.30	
			8 MHz	1.79	
			18 MHz	3.01	
			36 MHz	5.99	
			2 MHz	1.10	
		V _{DD} = 3.3 V C _{ext} = 33 pF	4 MHz	1.31	
			8 MHz	2.06	
		$C = C_{INT} + C_{EXT} + C_S$	18 MHz	3.47	
			36 MHz	8.35	
			2 MHz	1.20	
		V _{DD} = 3.3 V	4 MHz	1.54	
		C _{ext} = 47 pF	8 MHz	2.46	1
		$C = C_{INT} + C_{EXT} + C_S$	18 MHz	4.51	
			36 MHz	9.98	

1. CS = 5 pF (estimated value).



6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 49*. They are based on the EMS levels and classes defined in the application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}		V_{DD} = 3.3 V, LQFP100, T _A = +25°C, f _{HCLK} = 72 MHz conforms to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T _A = +25°C, f _{HCLK} = 72 MHz conforms to IEC 61000-4-4	4A

Table 49. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 22*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 22*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +20 mA	-	1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +6 mA	-	0.4	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2 V < V _{DD} < 2.7 V	V _{DD} -0.4	-	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	Output low level voltage for an FTf I/O pin in FM+ mode	I _{IO} = +20 mA 2.7 V < V _{DD} < 3.6 V	-	0.4	

Table 55.	Output voltage	characteristics
	o alpat follago	

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 22* and the sum of I_{IO} (I/O ports and control pins) must not exceed $\Sigma I_{IO(PIN)}$.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 22* and the sum of I_{IO} (I/O ports and control pins) must not exceed $\Sigma I_{IO(PIN)}$.

4. Data based on design simulation.



STM32F302xB STM32F302xC

6.3.18 ADC characteristics

Unless otherwise specified, the parameters given in *Table 68* to *Table 70* are guaranteed by design, with conditions summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Max	Un	
V _{DDA}	Analog supply voltage for ADC	-	2	-	3.6	V	
		Single-ended mode, 5 MSPS	-	907	1033.0		
	-	Single-ended mode, 1 MSPS	-	194	285.5		
I _{DDA}	ADC current consumption on VDDA	Single-ended mode, 200 KSPS	-	51.5	70	1	
	pin (see <i>Figure 32</i>)	Differential mode, 5 MSPS	-	887.5	1009	– h,	
		Differential mode, 1 MSPS	-	212	285		
		Differential mode, 200 KSPS	-	51	69.5]	
V _{REF+}	Positive reference voltage	-	2	-	V _{DDA}		
V _{REF-}	Negative reference voltage	-	-	0	-		
		Single-ended mode, 5 MSPS	-	104	139		
			Single-ended mode, 1 MSPS	-	20.4	37	
	ADC current consumption on VREF+ pin (see <i>Figure 33</i>)	Single-ended mode, 200 KSPS	-	3.3	11.3	μΑ	
'REF		Differential mode, 5 MSPS	-	174	235		
		Differential mode, 1 MSPS	-	34.6	52.6		
		Differential mode, 200 KSPS	-	6	13.6	1	

Table 68. ADC characteristics

102/144

STM32F302xB STM32F302xC

3. Channels available on PA2, PA6.

Symbol	Parameter	(Min (3)	Тур	Max (3)	Unit			
			Cingle ended	Fast channel 5.1 Ms	-	±3.5	±4.5		
ET	Total		Single ended	Slow channel 4.8 Ms	-	<u>+</u> 4	±4.5		
	unadjusted error		Differential	Fast channel 5.1 Ms	-	±3	±3		
			Differential	Slow channel 4.8 Ms	-	±3	±3		
			Single ended	Fast channel 5.1 Ms	-	±1	±1.5		
EO	Offset error		Single ended	Slow channel 4.8 Ms	-	±1	±2.5		
LO	Olisetenoi		Differential	Fast channel 5.1 Ms	-	±1	±1.5		
			Dillerential	Slow channel 4.8 Ms	-	±1	±1.5		
			Single ended	Fast channel 5.1 Ms	-	±3	±4		
EG	Coin orror	n error Fast channel 4.8 Ms Differential	Slow channel 4.8 Ms	-	±3.5	±4	LSB		
EG	Gain entor		Fast channel 5.1 Ms	-	±1.5	±2.5			
			Differential	Slow channel 4.8 Ms	-	±2	±2.5	1	
	Differential linearity error	earity $V_{DDA} = V_{REF+} = 3.3 V$	Single ended	Fast channel 5.1 Ms	-	±1	±1.5		
ED				Slow channel 4.8 Ms	-	±1	±1.5	1	
ED			Differential	Fast channel 5.1 Ms	-	±1	±1		
		100-pin package		Slow channel 4.8 Ms	-	±1	±1		
	Integral linearity error		Single ended	Fast channel 5.1 Ms	-	±1.5	±2		
EL				Single ended	Slow channel 4.8 Ms	-	±1.5	±3	1
LL		-	Differential	Fast channel 5.1 Ms	-	±1	±1.5		
				Slow channel 4.8 Ms	-	±1	±1.5		
		Effective Single ended Single e	Single ended	Fast channel 5.1 Ms	10.7	10.8	-		
ENOB ⁽⁴⁾	Effective		Slow channel 4.8 Ms	10.7	10.8	-	h:*-		
ENOB.	bits		Differential	Fast channel 5.1 Ms	11.2	11.3	-	bits	
			Dillerential	Slow channel 4.8 Ms	11.1	11.3	-		
	Signal-to-		Single ended	Fast channel 5.1 Ms	66	67	-		
SINAD ⁽⁴⁾	noise and		Single ended	Slow channel 4.8 Ms	66	67	-	dB	
SINAD: /	distortion ratio		Differential	Fast channel 5.1 Ms	69	70	-		
	1000		Differential	Slow channel 4.8 Ms	69	70	-		

Table 70. ADC accuracy - limited test conditions, 100-pin packages	(1)(2)
--	--------



6.3.20 Comparator characteristics

Symbol	Parameter	Conditions			Тур	Мах	Unit
V _{DDA}	Analog supply voltage	-		2	-	3.6	
V _{IN}	Comparator input voltage range	-			-	V _{DDA}	v
V _{BG}	Scaler input voltage	-		-	1.2	-]
V _{SC}	Scaler offset voltage	-		-	±5	±10	mV
t _{s_sc}	V _{REFINT} scaler startup time from power down	First V _{REFINT} scaler ac power		-	-	1 ⁽²⁾	s
		Next activ	vations	-	-	0.2	ms
t _{START}	START Comparator startup time Startup time to reach propagation delay specification		-	-	60	μs	
		Ultra-low-power mode		-	2	4.5	
	Propagation delay for			-	0.7	1.5	μs
	200 mV step with 100 mV overdrive	Medium power mode			0.3	0.6	
		Lligh apood mode	$V_{DDA} \ge 2.7 V$	-	50	100	
+		High speed mode $V_{DDA} < 2.7 V$		-	100	240	ns
t _D		Ultra-low-power mode		-	2	7	
	Propagation delay for full	Low-power mode		-	0.7	2.1	μs
	range step with 100 mV	Medium power mode		-	0.3	1.2	
	overdrive	High speed mode	$V_{DDA} \ge 2.7 V$	-	90	180	
		High speed mode	V_{DDA} < 2.7 V	-	110	300	ns
V _{offset}	Comparator offset error	-		-	±4	±10	mV
dV _{offset} /dT	Offset error temperature coefficient	-		-	18	-	μV/° C
		Ultra-low-power mode		-	1.2	1.5	
	COMP current	Low-power mode		-	3	5	μA
I _{DD(COMP)}	consumption	Medium power mode		-	10	15	
		High speed mode		-	75	100	1

Table 76. Comparator characteristics⁽¹⁾



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 47. LQFP48 - 7 x 7 mm, low-profile quad flat package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



8 Ordering information

Example:	STM32	F	302	R	В	Т	6	xxx
Device family								
STM32 = ARM-based 32-bit microcontroller								
Product type								
F = general-purpose								
Device subfamily								
302 = STM32F302xx								
Pin count								
C = 48 pins								
R = 64 pins								
V = 100 pins								
Flash memory size								
B = 128 Kbytes of Flash memory								
C = 256 Kbytes of Flash memory								
Package								
T = LQFP								
Y = WLCSP								
Temperature range								
6 = Industrial temperature range, -40 to 85 °C								
7 = Industrial temperature range, -40 to 105 °C								
Options								

Table 87. Ordering information scheme

xxx = programmed parts TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

