



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I²C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I²S, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302RCT6TR">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302RCT6TR</a>

---

6.3.4	Embedded reference voltage . . . . .	61
6.3.5	Supply current characteristics . . . . .	61
6.3.6	Wakeup time from low-power mode . . . . .	72
6.3.7	External clock source characteristics . . . . .	73
6.3.8	Internal clock source characteristics . . . . .	78
6.3.9	PLL characteristics . . . . .	80
6.3.10	Memory characteristics . . . . .	80
6.3.11	EMC characteristics . . . . .	81
6.3.12	Electrical sensitivity characteristics . . . . .	82
6.3.13	I/O current injection characteristics . . . . .	83
6.3.14	I/O port characteristics . . . . .	85
6.3.15	NRST pin characteristics . . . . .	90
6.3.16	Timer characteristics . . . . .	91
6.3.17	Communications interfaces . . . . .	93
6.3.18	ADC characteristics . . . . .	102
6.3.19	DAC electrical specifications . . . . .	116
6.3.20	Comparator characteristics . . . . .	118
6.3.21	Operational amplifier characteristics . . . . .	120
6.3.22	Temperature sensor characteristics . . . . .	122
6.3.23	V <sub>BAT</sub> monitoring characteristics . . . . .	123
<b>7</b>	<b>Package information . . . . .</b>	<b>124</b>
7.1	LQFP100 – 14 x 14 mm, low-profile quad flat package information . . . . .	124
7.2	LQFP64 – 10 x 10 mm, low-profile quad flat package information . . . . .	127
7.3	LQFP48 – 7 x 7 mm, low-profile quad flat package information . . . . .	130
7.4	WL CSP100 - 0.4 mm pitch wafer level chip scale package information	133
7.5	Thermal characteristics . . . . .	137
7.5.1	Reference document . . . . .	137
7.5.2	Selecting the product temperature range . . . . .	138
<b>8</b>	<b>Ordering information . . . . .</b>	<b>140</b>
<b>9</b>	<b>Revision history . . . . .</b>	<b>141</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	STM32F302xx family device features and peripheral counts . . . . .	11
Table 3.	External analog supply values for analog peripherals . . . . .	15
Table 4.	STM32F302xB/STM32F302xC peripheral interconnect matrix . . . . .	16
Table 5.	Timer feature comparison . . . . .	22
Table 6.	Comparison of I <sup>2</sup> C analog and digital filters . . . . .	25
Table 7.	STM32F302xB/STM32F302xC I <sup>2</sup> C implementation . . . . .	25
Table 8.	USART features . . . . .	26
Table 9.	STM32F302xB/STM32F302xC SPI/I <sup>2</sup> S implementation . . . . .	27
Table 10.	Capacitive sensing GPIOs available on STM32F302xB/STM32F302xC devices . . . . .	29
Table 11.	No. of capacitive sensing channels available on STM32F302xB/STM32F302xC devices . . . . .	29
Table 12.	Legend/abbreviations used in the pinout table . . . . .	35
Table 13.	STM32F302xB/STM32F302xC pin definitions . . . . .	35
Table 14.	Alternate functions for port A . . . . .	43
Table 15.	Alternate functions for port B . . . . .	45
Table 16.	Alternate functions for port C . . . . .	47
Table 17.	Alternate functions for port D . . . . .	48
Table 18.	Alternate functions for port E . . . . .	49
Table 19.	Alternate functions for port F . . . . .	50
Table 20.	STM32F302xB/STM32F302xC memory map, peripheral register boundary addresses . . . . .	52
Table 21.	Voltage characteristics . . . . .	56
Table 22.	Current characteristics . . . . .	57
Table 23.	Thermal characteristics . . . . .	57
Table 24.	General operating conditions . . . . .	58
Table 25.	Operating conditions at power-up / power-down . . . . .	59
Table 26.	Embedded reset and power control block characteristics . . . . .	59
Table 27.	Programmable voltage detector characteristics . . . . .	60
Table 28.	Embedded internal reference voltage . . . . .	61
Table 29.	Internal reference voltage calibration values . . . . .	61
Table 30.	Typical and maximum current consumption from V <sub>DD</sub> supply at V <sub>DD</sub> = 3.6V . . . . .	62
Table 31.	Typical and maximum current consumption from the V <sub>DDA</sub> supply . . . . .	63
Table 32.	Typical and maximum V <sub>DD</sub> consumption in Stop and Standby modes . . . . .	64
Table 33.	Typical and maximum V <sub>DDA</sub> consumption in Stop and Standby modes . . . . .	64
Table 34.	Typical and maximum current consumption from V <sub>BAT</sub> supply . . . . .	65
Table 35.	Typical current consumption in Run mode, code with data processing running from Flash . . . . .	66
Table 36.	Typical current consumption in Sleep mode, code running from Flash or RAM . . . . .	67
Table 37.	Switching output I/O current consumption . . . . .	69
Table 38.	Peripheral current consumption . . . . .	70
Table 39.	Low-power mode wakeup timings . . . . .	72
Table 40.	High-speed external user clock characteristics . . . . .	73
Table 41.	Low-speed external user clock characteristics . . . . .	74
Table 42.	HSE oscillator characteristics . . . . .	75
Table 43.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz) . . . . .	77
Table 44.	HSI oscillator characteristics . . . . .	78
Table 45.	LSI oscillator characteristics . . . . .	79
Table 46.	PLL characteristics . . . . .	80
Table 47.	Flash memory characteristics . . . . .	80
Table 48.	Flash memory endurance and data retention . . . . .	80

---

package outline . . . . .	133
Figure 49. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package recommended footprint . . . . .	135
Figure 50. WLCSP100, 0.4 mm pitch wafer level chip scale package top view example . . . . .	136

## 3.7 Power management

### 3.7.1 Power supply schemes

- $V_{SS}, V_{DD} = 2.0$  to  $3.6$  V: external power supply for I/Os and the internal regulator. It is provided externally through  $V_{DD}$  pins.
- $V_{SSA}, V_{DDA} = 2.0$  to  $3.6$  V: external analog power supply for ADC, DAC, comparators operational amplifiers, reset blocks, RCs and PLL. The minimum voltage to be applied to  $V_{DDA}$  differs from one analog peripheral to another. [Table 3](#) provides the summary of the  $V_{DDA}$  ranges for analog peripherals. The  $V_{DDA}$  voltage level must be always greater or equal to the  $V_{DD}$  voltage level and must be provided first.
- $V_{BAT} = 1.65$  to  $3.6$  V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

**Table 3. External analog supply values for analog peripherals**

Analog peripheral	Minimum $V_{DDA}$ supply	Maximum $V_{DDA}$ supply
ADC / COMP	2.0 V	3.6 V
DAC / OPAMP	2.4 V	3.6V

### 3.7.2 Power supply supervision

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

- The POR monitors only the  $V_{DD}$  supply voltage. During the startup phase it is required that  $V_{DDA}$  should arrive first and be greater than or equal to  $V_{DD}$ .
- The PDR monitors both the  $V_{DD}$  and  $V_{DDA}$  supply voltages, however the  $V_{DDA}$  power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that  $V_{DDA}$  is higher than or equal to  $V_{DD}$ .

The device features an embedded programmable voltage detector (PWD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the VPVD threshold and/or when  $V_{DD}$  is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PWD is enabled by software.


### 3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

Figure 2. Clock tree



MS19989V5

- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

### 3.19 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 KHz), fast (up to 400 KHz) and fast mode + (up to 1 MHz) modes.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

**Table 6. Comparison of I<sup>2</sup>C analog and digital filters**

	Analog filter	Digital filter
Pulse width of suppressed spikes	50 ns	Programmable length from 1 to 15 I <sup>2</sup> C peripheral clocks
Benefits	Available in Stop mode	1. Extra filtering capability vs. standard requirements. 2. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the I<sup>2</sup>Cx (x=1,2) to wake up the MCU from Stop mode on address match.

The I<sup>2</sup>C interfaces can be served by the DMA controller.

Refer to [Table 7](#) for the features available in I<sup>2</sup>C1 and I<sup>2</sup>C2.

**Table 7. STM32F302xB/STM32F302xC I<sup>2</sup>C implementation**

I <sup>2</sup> C features <sup>(1)</sup>	I <sup>2</sup> C1	I <sup>2</sup> C2
7-bit addressing mode	X	X
10-bit addressing mode	X	X
Standard mode (up to 100 kbit/s)	X	X
Fast mode (up to 400 kbit/s)	X	X
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	X	X
Independent clock	X	X

**Table 14. Alternate functions for port A (continued)**

<b>Port &amp; Pin Name</b>	<b>AF0</b>	<b>AF1</b>	<b>AF2</b>	<b>AF3</b>	<b>AF4</b>	<b>AF5</b>	<b>AF6</b>	<b>AF7</b>	<b>AF8</b>	<b>AF9</b>	<b>AF10</b>	<b>AF11</b>	<b>AF12</b>	<b>AF14</b>	<b>AF15</b>
PA12	-	TIM16_CH1	-	-	-	-	TIM1_CH2N	USART1_RTS_DE	COMP2_OUT	CAN_TX	TIM4_CH2	TIM1_ETR	-	USB_DP	EVENT OUT
PA13	SWDIO -JTMS	TIM16_CH1N	-	TSC_G4_IO3	-	IR_OUT	-	USART3_CTS	-	-	TIM4_CH3	-	-	-	EVENT OUT
PA14	SWCLK -JTCK	-	-	TSC_G4_IO4	I2C1_SDA	-	TIM1_BKIN	USART2_TX	-	-	-	-	-	-	EVENT OUT
PA15	JTDI	TIM2_CH1_ETR	-	-	I2C1_SCL	SPI1_NSS	SPI3_NSS, I2S3_WS	USART2_RX	-	TIM1_BKIN	-	-	-	-	EVENT OUT

## 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T<sub>A</sub> = 25 °C and T<sub>A</sub> = T<sub>Amax</sub> (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3σ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on T<sub>A</sub> = 25 °C, V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.


#### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 9](#).

#### 6.1.5 Pin input voltage


The input voltage measurement on a pin of the device is described in [Figure 10](#).

**Figure 9. Pin loading conditions**



MS19210V1


**Figure 10. Pin input voltage**



MS19211V1

## 6.1.6 Power supply scheme

Figure 11. Power supply scheme



MS19875V5

- Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply pins.

**Caution:** Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc..) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

**Table 30. Typical and maximum current consumption from  $V_{DD}$  supply at  $V_{DD} = 3.6V$  (continued)**

Symbol	Parameter	Conditions	$f_{HCLK}$	All peripherals enabled			All peripherals disabled			Unit	
				Typ	Max @ $T_A^{(1)}$			Typ	Max @ $T_A^{(1)}$		
					25 °C	85 °C	105 °C		25 °C	85 °C	
$I_{DD}$	Supply current in Sleep mode, executing from Flash or RAM	External clock (HSE bypass)	72 MHz	44.0	48.4	49.4	50.5	6.6	7.5	7.9	8.7
			64 MHz	39.2	43.3	44.0	45.2	6.0	6.8	7.2	7.9
			48 MHz	29.6	32.7	33.3	34.3	4.5	5.2	5.6	6.3
			32 MHz	19.7	23.3	23.3	23.5	3.1	3.5	4.0	4.8
			24 MHz	14.9	17.6	17.8	18.3	2.4	2.8	3.3	3.9
			8 MHz	4.9	5.7	6.1	6.9	0.8	1.0	1.4	2.2
			1 MHz	0.6	0.9	1.2	2.1	0.1	0.3	0.6	1.5
		Internal clock (HSI)	64 MHz	34.2	38.1	39.2	40.3	5.7	6.3	6.8	7.5
			48 MHz	25.8	28.7	29.6	30.3	4.3	4.8	5.2	5.9
			32 MHz	17.4	19.4	19.9	20.7	2.9	3.2	3.7	4.5
			24 MHz	13.2	15.1	15.6	15.9	1.5	1.8	2.2	2.9
			8 MHz	4.5	5.0	5.6	6.2	0.7	0.9	1.2	2.1

1. Guaranteed by characterization results unless otherwise specified.

2. Data based on characterization results and tested in production with code executing from RAM.

**Table 31. Typical and maximum current consumption from the  $V_{DDA}$  supply**

Symbol	Parameter	Conditions (1)	$f_{HCLK}$	$V_{DDA} = 2.4 V$			$V_{DDA} = 3.6 V$			Unit	
				Typ	Max @ $T_A^{(2)}$			Typ	Max @ $T_A^{(2)}$		
					25 °C	85 °C	105 °C		25 °C	85 °C	
$I_{DDA}$	Supply current in Run/Sleep mode, code executing from Flash or RAM	HSE bypass	72 MHz	225	276	289	297	245	302	319	329
			64 MHz	198	249	261	268	216	270	284	293
			48 MHz	149	195	204	211	159	209	222	230
			32 MHz	102	145	152	157	110	154	162	169
			24 MHz	80	119	124	128	86	126	131	135
			8 MHz	2	3	4	6	3	4	5	9
			1 MHz	2	3	5	7	3	4	6	9
		HSI clock	64 MHz	270	323	337	344	299	354	371	381
			48 MHz	220	269	280	286	244	293	309	318
			32 MHz	173	218	228	233	193	239	251	257
			24 MHz	151	194	200	204	169	211	219	225
			8 MHz	73	97	99	103	88	105	110	116

1. Current consumption from the  $V_{DDA}$  supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off,  $I_{DDA}$  is independent from the frequency.

2. Guaranteed by characterization results.

**Table 32. Typical and maximum V<sub>DD</sub> consumption in Stop and Standby modes**

Symbol	Parameter	Conditions	Typ @V <sub>DD</sub> (V <sub>DD</sub> =V <sub>DDA</sub> )						Max <sup>(1)</sup>			Unit
			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD</sub>	Supply current in Stop mode	Regulator in run mode, all oscillators OFF	20.05	20.33	20.42	20.50	20.67	20.80	44.2 <sup>(2)</sup>	350	735 <sup>(2)</sup>	µA
		Regulator in low-power mode, all oscillators OFF	7.63	7.77	7.90	8.07	8.17	8.33	30.6 <sup>(2)</sup>	335	720 <sup>(2)</sup>	
	Supply current in Standby mode	LSI ON and IWDG ON	0.80	0.96	1.09	1.23	1.37	1.51	-	-	-	
		LSI OFF and IWDG OFF	0.60	0.74	0.83	0.93	1.02	1.11	5.0 <sup>(2)</sup>	7.8	13.3 <sup>(2)</sup>	

1. Guaranteed by characterization results unless otherwise specified.

2. Data based on characterization results and tested in production.

**Table 33. Typical and maximum V<sub>DDA</sub> consumption in Stop and Standby modes**

Symbol	Parameter	Conditions	Typ @V <sub>DD</sub> (V <sub>DD</sub> = V <sub>DDA</sub> )						Max <sup>(1)</sup>			Unit	
			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C		
I <sub>DDA</sub>	Supply current in Stop mode	V <sub>DDA</sub> monitoring ON	Regulator in run mode, all oscillators OFF	1.81	1.95	2.07	2.20	2.35	2.52	3.7	5.5	8.8	µA
			Regulator in low-power mode, all oscillators OFF	1.81	1.95	2.07	2.20	2.35	2.52	3.7	5.5	8.8	
	Supply current in Standby mode	V <sub>DDA</sub> monitoring OFF	LSI ON and IWDG ON	2.22	2.42	2.59	2.78	3.0	3.24	-	-	-	
			LSI OFF and IWDG OFF	1.69	1.82	1.94	2.08	2.23	2.40	3.5	5.4	9.2	
	Supply current in Stop mode	V <sub>DDA</sub> monitoring OFF	Regulator in run mode, all oscillators OFF	1.05	1.08	1.10	1.15	1.22	1.29	-	-	-	
			Regulator in low-power mode, all oscillators OFF	1.05	1.08	1.10	1.15	1.22	1.29	-	-	-	
	Supply current in Standby mode	V <sub>DDA</sub> monitoring OFF	LSI ON and IWDG ON	1.44	1.52	1.60	1.71	1.84	1.98	-	-	-	
			LSI OFF and IWDG OFF	0.93	0.95	0.98	1.02	1.08	1.15	-	-	-	


1. Guaranteed by characterization results.

The total consumption is the sum of IDD and IDDA.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note: *For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).*

**Figure 16. Typical application with an 8 MHz crystal**



1.  $R_{EXT}$  value depends on the crystal characteristics.

### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

**Table 52. Electrical sensitivities**

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105 \text{ }^{\circ}\text{C}$ conforming to JESD78A	II level A

### 6.3.13 I/O current injection characteristics


As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection


While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu\text{A}/+0 \mu\text{A}$  range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in [Table 53](#).

**Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port**

MS30257V3

**Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port**

MS30258V2

## Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/- 8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 6.2](#):

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see [Table 22](#)).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $\Sigma I_{VSS}$  (see [Table 22](#)).

## Output voltage levels

Unless otherwise specified, the parameters given in [Table 55](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#). All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

**Table 55. Output voltage characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		$V_{DD}-0.4$	-	
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin		-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin		2.4	-	
$V_{OL}^{(1)(4)}$	Output low level voltage for an I/O pin		-	1.3	
$V_{OH}^{(3)(4)}$	Output high level voltage for an I/O pin		$V_{DD}-1.3$	-	
$V_{OL}^{(1)(4)}$	Output low level voltage for an I/O pin		-	0.4	
$V_{OH}^{(3)(4)}$	Output high level voltage for an I/O pin		$V_{DD}-0.4$	-	
$V_{OLFM+}^{(1)(4)}$	Output low level voltage for an FTf I/O pin in FM+ mode	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	

1. The  $I_{IO}$  current sunk by the device must always respect the absolute maximum rating specified in [Table 22](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $\Sigma I_{IO(PIN)}$ .
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in [Table 22](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $\Sigma I_{IO(PIN)}$ .
4. Data based on design simulation.

### Input/output AC characteristics


The definition and values of input/output AC characteristics are given in [Figure 23](#) and [Table 56](#), respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#).


**Table 56. I/O AC characteristics<sup>(1)</sup>**

OSPEEDR <sub>y[1:0]</sub> value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max	Unit
x0	$f_{max(IO)out}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	$2^{(3)}$	MHz
	$t_f(IO)out$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	$125^{(3)}$	ns
	$t_r(IO)out$	Output low to high level rise time		-	$125^{(3)}$	
01	$f_{max(IO)out}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	$10^{(3)}$	MHz
	$t_f(IO)out$	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	$25^{(3)}$	ns
	$t_r(IO)out$	Output low to high level rise time		-	$25^{(3)}$	
11	$f_{max(IO)out}$	Maximum frequency <sup>(2)</sup>	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	$50^{(3)}$	MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	$30^{(3)}$	MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	-	$20^{(3)}$	MHz
	$t_f(IO)out$	Output high to low level fall time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	$5^{(3)}$	ns
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	$8^{(3)}$	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	-	$12^{(3)}$	
	$t_r(IO)out$	Output low to high level rise time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	$5^{(3)}$	ns
			$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	$8^{(3)}$	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	-	$12^{(3)}$	
FM+ configuration <sup>(4)</sup>	$f_{max(IO)out}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	-	$2^{(4)}$	MHz
	$t_f(IO)out$	Output high to low level fall time		-	$12^{(4)}$	ns
	$t_r(IO)out$	Output low to high level rise time		-	$34^{(4)}$	
-	$t_{EXTI}pw$	Pulse width of external signals detected by the EXTI controller	-	$10^{(3)}$	-	ns

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0365 reference manual for a description of GPIO Port configuration register.
2. The maximum frequency is defined in [Figure 23](#).
3. Guaranteed by design.
4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F302xx STM32F312xx reference manual RM0365 for a description of FM+ I/O mode configuration.

Figure 29. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L=30\text{ pF}$ .
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 30. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L=30\text{ pF}$ .
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

### 6.3.20 Comparator characteristics

Table 76. Comparator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}$	Analog supply voltage	-	2	-	3.6	V
$V_{IN}$	Comparator input voltage range	-	0	-	$V_{DDA}$	
$V_{BG}$	Scaler input voltage	-	-	1.2	-	
$V_{SC}$	Scaler offset voltage	-	-	$\pm 5$	$\pm 10$	mV
$t_{S\_SC}$	$V_{REFINT}$ scaler startup time from power down	First $V_{REFINT}$ scaler activation after device power on	-	-	1 <sup>(2)</sup>	s
		Next activations	-	-	0.2	ms
$t_{START}$	Comparator startup time	Startup time to reach propagation delay specification	-	-	60	$\mu s$
$t_D$	Propagation delay for 200 mV step with 100 mV overdrive	Ultra-low-power mode	-	2	4.5	$\mu s$
		Low-power mode	-	0.7	1.5	
		Medium power mode	-	0.3	0.6	
		High speed mode	$V_{DDA} \geq 2.7$ V	-	50	100
			$V_{DDA} < 2.7$ V	-	100	240
	Propagation delay for full range step with 100 mV overdrive	Ultra-low-power mode	-	2	7	$\mu s$
		Low-power mode	-	0.7	2.1	
		Medium power mode	-	0.3	1.2	
		High speed mode	$V_{DDA} \geq 2.7$ V	-	90	180
			$V_{DDA} < 2.7$ V	-	110	300
$V_{offset}$	Comparator offset error	-	-	$\pm 4$	$\pm 10$	mV
$dV_{offset}/dT$	Offset error temperature coefficient	-	-	18	-	$\mu V/\text{ }^\circ C$
$I_{DD(COMP)}$	COMP current consumption	Ultra-low-power mode	-	1.2	1.5	$\mu A$
		Low-power mode	-	3	5	
		Medium power mode	-	10	15	
		High speed mode	-	75	100	

### 6.3.23 $V_{BAT}$ monitoring characteristics

**Table 80.  $V_{BAT}$  monitoring characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for $V_{BAT}$	-	50	-	$\text{K}\Omega$
Q	Ratio on $V_{BAT}$ measurement	-	2	-	
$\text{Er}^{(1)}$	Error on Q	-1	-	+1	%
$T_{S_{vbat}}^{(1)(2)}$	ADC sampling time when reading the $V_{BAT}$ 1mV accuracy	2.2	-	-	$\mu\text{s}$

1. Guaranteed by design.
2. Shortest sampling time can be determined in the application by multiple iterations.

**Table 88. Document revision history (continued)**

Date	Revision	Changes
06-May-2016	7	<p>Updated <a href="#">Figure 5: STM32F302xB/STM32F302xC LQFP64 pinout</a> replacing VSS by PF4.</p> <p>Updated <a href="#">Table 13: STM32F302xB/STM32F302xC pin definitions</a>:</p> <ul style="list-style-type: none"> <li>– Adding ‘digital power supply’ in the Pin function column at the line corresponding to K8/28/19 pins.</li> <li>– Adding VSS digital ground line with WLCSP100 K9 and K10 pins connected.</li> <li>– Replacing in VDD line for WLCSP100: ‘A10, B10’ by ‘A9, A10, B10, B8’.</li> </ul> <p>Updated <a href="#">Figure 21: Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port</a>.</p> <p>Updated <a href="#">Table 77: Operational amplifier characteristics</a> high saturation and low saturation voltages.</p> <p>Updated <a href="#">Table 13: STM32F302xB/STM32F302xC pin definitions</a> adding note ‘Fast ADC channel’ for ADCx_IN1..5.</p> <p>Updated <a href="#">Table 75: DAC characteristics</a> resistive load.</p> <p>Updated <a href="#">Table 68: ADC characteristics</a> adding CMIR parameter and modifying tSTAB parameter characteristics.</p>