





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | | |
|----------------------------|---|--|
| Product Status | Active | |
| Core Processor | ARM® Cortex®-M4 | |
| Core Size | 32-Bit Single-Core | |
| Speed | 72MHz | |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB | |
| Peripherals | DMA, I ² S, POR, PWM, WDT | |
| Number of I/O | 87 | |
| Program Memory Size | 256KB (256K x 8) | |
| Program Memory Type | FLASH | |
| EEPROM Size | - | |
| RAM Size | 40K x 8 | |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V | |
| Data Converters | A/D 17x12b; D/A 1x12b | |
| Oscillator Type | Internal | |
| Operating Temperature | -40°C ~ 105°C (TA) | |
| Mounting Type | Surface Mount | |
| Package / Case | 100-LQFP | |
| Supplier Device Package | 100-LQFP (14x14) | |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302vct7 | |

| | | 3.17.2 | General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) | . 23 |
|---------------|----------------------|---|--|---|
| | | 3.17.3 | Basic timer (TIM6) | 23 |
| | | 3.17.4 | Independent watchdog (IWDG) | |
| | | 3.17.5 | Window watchdog (WWDG) | |
| | | 3.17.6 | SysTick timer | 24 |
| | 3.18 | Real-tir | me clock (RTC) and backup registers | . 24 |
| | 3.19 | Inter-in | tegrated circuit interface (I ² C) | . 25 |
| | 3.20 | Univers | sal synchronous/asynchronous receiver transmitter (USART) | . 26 |
| | 3.21 | Univers | sal asynchronous receiver transmitter (UART) | . 26 |
| | 3.22 | Serial p | peripheral interface (SPI)/Inter-integrated sound interfaces (I2S) | . 27 |
| | 3.23 | Control | ller area network (CAN) | . 27 |
| | 3.24 | Univers | sal serial bus (USB) | . 27 |
| | 3.25 | Infrared | d Transmitter | . 28 |
| | 3.26 | Touch s | sensing controller (TSC) | . 28 |
| | 3.27 | Develo | pment support | . 30 |
| | | 0.07.4 | | 30 |
| | | 3.27.1 | Serial wire JTAG debug port (SWJ-DP) | |
| | | 3.27.1 3.27.2 | Serial wire JTAG debug port (SWJ-DP) | 30 |
| 4 | Dimo | 3.27.2 | Embedded trace macrocell™ | |
| 4 | Pino | 3.27.2 | | |
| 4 5 | | 3.27.2 uts and | Embedded trace macrocell™ | . 31 |
| 5 | Mem | 3.27.2 uts and ory map | Embedded trace macrocell™ pin description pping | . 31 . 51 |
| | Mem | 3.27.2 uts and ory mar | Embedded trace macrocell™ pin description pping paracteristics | . 31 . 51 . 54 |
| 5 | Mem | 3.27.2 uts and ory mar | pin description | . 31 . 51 . 54 |
| 5 | Mem Elect | 3.27.2 uts and ory mar | Embedded trace macrocell™ pin description pping paracteristics | . 31 . 51 . 54 |
| 5 | Mem Elect | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 | pin description ping aracteristics eter conditions Minimum and maximum values Typical values | . 31 . 51 . 54 . 54 |
| 5 | Mem Elect | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 | pin description ping aracteristics eter conditions Minimum and maximum values Typical values Typical curves | . 31 . 54 . 54 . 54 |
| 5 | Mem Elect | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor | . 51 . 54 . 54 . 54 . 54 |
| 5 | Mem Elect | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 | pin description ping aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage | . 51 . 54 . 54 . 54 . 54 . 54 |
| 5 | Mem Elect | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme | . 51 . 54 . 54 . 54 . 54 . 54 . 54 |
| 5 | Mem Elect 6.1 | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement | . 51 . 54 . 54 . 54 . 54 . 54 . 54 . 54 . 55 |
| 5 | Mem Elect 6.1 | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings | . 51 . 54 . 54 . 54 . 54 . 54 . 54 . 55 . 56 |
| 5 | Mem Elect 6.1 | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions | . 51 . 54 . 54 . 54 . 54 . 54 . 54 . 55 . 56 . 56 |
| 5 | Mem Elect 6.1 | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions | . 51 . 54 . 54 . 54 . 54 . 54 . 54 . 55 . 56 . 56 . 58 |
| 5 | Mem Elect 6.1 | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2 | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions Operating conditions at power-up / power-down | . 51 . 54 . 54 . 54 . 54 . 54 . 54 . 55 . 56 . 56 . 58 . 59 |
| 5 | Mem Elect 6.1 | 3.27.2 uts and ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 | pin description ping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions | . 51 . 54 . 54 . 54 . 54 . 54 . 54 . 55 . 56 . 56 . 58 . 59 |



List of figures

| Figure 1. | STM32F302xB/STM32F302xC block diagram | 12 |
|------------|--|----|
| Figure 2. | Clock tree | 18 |
| Figure 3. | Infrared transmitter | 28 |
| Figure 4. | STM32F302xB/STM32F302xC LQFP48 pinout | 31 |
| Figure 5. | STM32F302xB/STM32F302xC LQFP64 pinout | 32 |
| Figure 6. | STM32F302xB/STM32F302xC LQFP100 pinout | 33 |
| Figure 7. | STM32F302xB/STM32F302xC WLCSP100 pinout | |
| Figure 8. | STM32F302xB/STM32F302xC memory map | 51 |
| Figure 9. | Pin loading conditions | |
| Figure 10. | Pin input voltage | |
| Figure 11. | Power supply scheme | |
| Figure 12. | Current consumption measurement scheme | |
| Figure 13. | Typical V _{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00') | |
| Figure 14. | High-speed external clock source AC timing diagram | |
| Figure 15. | Low-speed external clock source AC timing diagram | |
| Figure 16. | Typical application with an 8 MHz crystal | |
| Figure 17. | Typical application with a 32.768 kHz crystal | |
| Figure 18. | HSI oscillator accuracy characterization results for soldered parts | |
| Figure 19. | TC and TTa I/O input characteristics - CMOS port | |
| Figure 20. | TC and TTa I/O input characteristics - TTL port | |
| Figure 21. | Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port | |
| Figure 22. | Five volt tolerant (FT and FTf) I/O input characteristics - TTL port | |
| Figure 23. | I/O AC characteristics definition | |
| Figure 24. | Recommended NRST pin protection | |
| Figure 25. | I ² C bus AC waveforms and measurement circuit | |
| Figure 26. | SPI timing diagram - slave mode and CPHA = 0 | |
| Figure 27. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | |
| Figure 28. | SPI timing diagram - master mode ⁽¹⁾ | 97 |
| Figure 29. | I ² S slave timing diagram (Philips protocol) ⁽¹⁾ | 99 |
| Figure 30. | I ² S master timing diagram (Philips protocol) ⁽¹⁾ | 99 |
| Figure 31. | USB timings: definition of data signal rise and fall time | |
| Figure 32. | ADC typical current consumption on VDDA pin | |
| Figure 33. | ADC typical current consumption on VREF+ pin | |
| Figure 34. | ADC accuracy characteristics | |
| Figure 35. | Typical connection diagram using the ADC | |
| Figure 36. | 12-bit buffered /non-buffered DAC | |
| Figure 37. | Maximum VREFINT scaler startup time from power down | |
| Figure 38. | OPAMP voltage noise versus frequency | |
| Figure 39. | LQFP100 – 14 x 14 mm, low-profile quad flat package outline | |
| Figure 40. | LQFP100 – 14 x 14 mm, low-profile quad flat package recommended footprint | |
| Figure 41. | LQFP100 – 14 x 14 mm, low-profile quad flat package top view example | |
| Figure 42. | LQFP64 – 10 x 10 mm, low-profile quad flat package outline | |
| Figure 43. | LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint | |
| Figure 44. | LQFP64 – 10 x 10 mm, low-profile quad flat package top view example | |
| Figure 45. | LQFP48 – 7 x 7 mm, low-profile quad flat package outline | |
| Figure 46. | LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint | |
| Figure 47. | LQFP48 - 7 x 7 mm, low-profile quad flat package top view example | |
| Figure 48. | WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale | |
| | | |



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F302xB/STM32F302xC microcontrollers.

This STM32F302xB/STM32F302xC datasheet should be read in conjunction with the STM32F302xx reference manual (RM0365). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M4 core with FPU, please refer to:

- Cortex®-M4 with FPU Technical Reference Manual, available from ARM website www.arm.com.
- STM32F3xxx and STM32F4xxx Cortex[®]-M4 programming manual (PM0214) available from our website www.st.com.



Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix (continued)

| Interconnect source | Interconnect destination | Interconnect action |
|---|-----------------------------|--|
| GPIO RTCCLK HSE/32 MC0 | TIM16 | Clock source used as input channel for HSI and LSI calibration |
| CSS CPU (hard fault) COMPx PVD GPIO | TIM1, TIM15, 16, 17 | Timer break |
| | TIMx | External trigger, timer break |
| GPIO | ADCx DAC1 | Conversion external trigger |
| DAC1 | COMPx | Comparator inverting input |

Note:

For more details about the interconnect actions, please refer to the corresponding sections in the reference manual (RM0365.

3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.11 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C , USART, general-purpose timers, DAC and ADC.

3.12 Interrupts and events

3.12.1 Nested vectored interrupt controller (NVIC)

The STM32F302xB/STM32F302xC devices embed a nested vectored interrupt controller (NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.13 Fast analog-to-digital converter (ADC)

Two fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F302xB/STM32F302xC family devices. The ADCs have up to 17 external channels (5 channels multiplexed between ADC1 and ADC2). Channels can be configured to be either single-ended input or differential input. The ADCs can perform conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16, $V_{BAT/2}$ connected to ADC1 channel 17, Voltage reference V_{REFINT} connected to the 2 ADCs channel 18, VREFOPAMP1 connected to ADC1 channel 15 and VREFOPAMP2 connected to ADC2 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller. 3 analog watchdogs per ADC are available.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.13.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.13.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADCx_IN18, x=1...2 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.



Table 13. STM32F302xB/STM32F302xC pin definitions (continued)

| | Pin nu | umber | | | | | | Pin fui | nctions | |
|----------|---------|--------|--------|--|----------|---------------|-------|--|---|--|
| WLCSP100 | LQFP100 | LQFP64 | LQFP48 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions | |
| С9 | 7 | 2 | 2 | PC13 ⁽²⁾ | I/O | TC | - | TIM1_CH1N | WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT | |
| C10 | 8 | 3 | 3 | PC14 ⁽²⁾ OSC32_IN (PC14) | I/O | TC | - | - | OSC32_IN | |
| D9 | 9 | 4 | 4 | PC15 ⁽²⁾ OSC32_ OUT (PC15) | I/O | тс | i | - | OSC32_OUT | |
| D10 | 10 | - | - | PF9 | I/O | FT | (1) | TIM15_CH1, SPI2_SCK, EVENTOUT | - | |
| E10 | 11 | - | - | PF10 | I/O | FT | (1) | TIM15_CH2, SPI2_SCK, EVENTOUT | - | |
| F10 | 12 | 5 | 5 | PF0- OSC_IN (PF0) | I/O | FTf | - | TIM1_CH3N, I2C2_SDA, | OSC_IN | |
| F9 | 13 | 6 | 6 | PF1- OSC_OUT (PF1) | I/O | FTf | 1 | 12C2_SCL | OSC_OUT | |
| E9 | 14 | 7 | 7 | NRST | I/O | RS T | | Device reset input / intern | al reset output (active low) | |
| G10 | 15 | 8 | ı | PC0 | I/O | TTa | (1) | EVENTOUT | ADC12_IN6 | |
| G9 | 16 | 9 | ı | PC1 | I/O | TTa | (1) | EVENTOUT | ADC12_IN7 | |
| G8 | 17 | 10 | - | PC2 | I/O | TTa | (1) | EVENTOUT | ADC12_IN8 | |
| H10 | 18 | 11 | - | PC3 | | TTa | | | ADC12_IN9 | |
| E8 | 19 | - | - | PF2 | I/O | TTa | (1) | EVENTOUT | ADC12_IN10 | |
| Н8 | 20 | 12 | 8 | VSSA/ VREF- | S | - | 1 | Analog ground/Nega | tive reference voltage | |
| J8 | 21 | - | - | VREF+ ⁽³⁾ | S | - | - | Positive reference voltage | | |
| J10 | 22 | - | - | VDDA | S | - | ı | - Analog power supply | | |
| - | ı | 13 | 9 | VDDA/ VREF+ | S | - | _ | Analog power supply/Positive reference voltage | | |
| H9 | 23 | 14 | 10 | PA0 | I/O | TTa | (4) | USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1, COMP1_OUT, EVENTOUT | ADC1_IN1, COMP1_INM, RTC_ TAMP2, WKUP1 | |

Table 13. STM32F302xB/STM32F302xC pin definitions (continued)

| | Pin nu | ımber | | | | | | Pin fur | nctions |
|----------|---------|--------|--------|--|----------|---------------|-------|--|----------------------|
| WLCSP100 | LQFP100 | LQFP64 | LQFP48 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| C3 | 82 | - | - | PD1 | I/O | FT | (1) | CAN_TX, EVENTOUT | - |
| A4 | 83 | 54 | - | PD2 | I/O | FT | (1) | UART5_RX, TIM3_ETR, EVENTOUT | - |
| B4 | 84 | - | - | PD3 | I/O | FT | (1) | USART2_CTS, TIM2_CH1_ETR, EVENTOUT | - |
| C4 | 85 | - | - | PD4 | I/O | FT | (1) | USART2_RTS_DE, TIM2_CH2, EVENTOUT | - |
| - | 86 | - | - | PD5 | I/O | FT | (1) | USART2_TX, EVENTOUT | - |
| - | 87 | - | - | PD6 | I/O | FT | (1) | USART2_RX, TIM2_CH4, EVENTOUT | - |
| D4 | 88 | - | - | PD7 | I/O | FT | (1) | USART2_CK, TIM2_CH3, EVENTOUT | - |
| A5 | 89 | 55 | 39 | PB3 | I/O | FT | - | SPI3_SCK, I2S3_CK, SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TSC_G5_IO1, JTDO-TRACESWO, EVENTOUT | - |
| B5 | 90 | 56 | 40 | PB4 | I/O | FT | - | SPI3_MISO, I2S3ext_SD, SPI1_MISO, USART2_RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN, TSC_G5_IO2, NJTRST, EVENTOUT | - |
| A6 | 91 | 57 | 41 | PB5 | I/O | FT | - | SPI3_MOSI, SPI1_MOSI, I2S3_SD, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM17_CH1, EVENTOUT | - |
| В6 | 92 | 58 | 42 | PB6 | I/O | FTf | - | I2C1_SCL, USART1_TX, TIM16_CH1N, TIM4_CH1, TSC_G5_IO3EVENTOUT | <u>-</u> |
| C5 | 93 | 59 | 43 | PB7 | I/O | FTf | - | I2C1_SDA, USART1_RX, TIM3_CH4, TIM4_CH2, TIM17_CH1N, TSC_G5_IO4, EVENTOUT | - |
| A7 | 94 | 60 | 44 | воото | ı | В | - | Boot memo | ry selection |



The parameters given in *Table 30* to *Table 34* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 24*.

Table 30. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6V

| |) | | | All | periphe | erals en | abled | All | periphe | erals dis | abled | | | |
|-----------------|----------------------|-------------------------|-------------------|------|---------------------|----------|---------------------|----------|---------------------|-----------|---------------------|------|-----|--|
| Symbol | Parameter | Conditions | f _{HCLK} | т | М | ax @ T, | A ⁽¹⁾ | T | М | ax @ T | A ⁽¹⁾ | Unit | | |
| | | | ly | Тур | 25 °C | 85 °C | 105 °C | Тур | 25 °C | 85 °C | 105 °C | | | |
| | | | 72 MHz | 61.2 | 65.8 | 67.6 | 68.5 | 27.8 | 30.3 | 30.7 | 31.5 | | | |
| | | | 64 MHz | 54.7 | 59.1 | 60.2 | 61.1 | 24.6 | 27.2 | 27.6 | 28.3 | | | |
| | | External | 48 MHz | 41.7 | 45.1 | 46.2 | 47.2 | 19.2 | 21.1 | 21.4 | 21.8 | | | |
| | | clock (HSE | 32 MHz | 28.1 | 31.5 | 32.5 | 32.7 | 12.9 | 14.6 | 14.8 | 15.3 | | | |
| | Supply | bypass) | 24 MHz | 21.4 | 23.7 | 24.4 | 25.2 | 10.0 | 11.4 | 11.4 | 12.1 | | | |
| | current in | | 8 MHz | 7.4 | 8.4 | 8.6 | 9.4 | 3.6 | 4.1 | 4.4 | 5.0 | | | |
| | Run mode, executing | | 1 MHz | 1.3 | 1.6 | 1.8 | 2.6 | 0.8 | 1.0 | 1.2 | 2.1 | | | |
| | from Flash | | 64 MHz | 49.7 | 54.4 | 55.4 | 56.3 | 24.5 | 27.2 | 27.4 | 28.1 | | | |
| | | Internal clock (HSI) | 48 MHz | 37.9 | 42.2 | 43.0 | 43.5 | 18.9 | 21.4 | 21.5 | 21.6 | mA | | |
| | | | 32 MHz | 25.8 | 29.2 | 29.2 | 30.0 | 12.7 | 14.2 | 14.6 | 15.2 | | | |
| | | | 24 MHz | 19.7 | 22.3 | 22.6 | 23.2 | 6.7 | 7.7 | 7.9 | 8.5 | | | |
| | | | 8 MHz | 6.9 | 7.8 | 8.3 | 8.8 | 3.5 | 4.0 | 4.4 | 5.0 | | | |
| I _{DD} | | | 72 MHz | 60.8 | 66.2 ⁽²⁾ | 69.7 | 70.4 ⁽²⁾ | 27.4 | 31.7 ⁽²⁾ | 32.2 | 32.5 ⁽²⁾ | IIIA | | |
| | | | 64 MHz | 54.3 | 59.1 | 62.2 | 63.3 | 24.3 | 28.3 | 28.7 | 28.8 | | | |
| | | External | 48 MHz | 41.0 | 45.6 | 47.3 | 47.9 | 18.3 | 21.6 | 21.9 | 22.1 | | | |
| | | clock (HSE | 32 MHz | 27.6 | 32.4 | 32.4 | 32.9 | 12.3 | 15.0 | 15.2 | 15.4 | | | |
| | Supply | bypass) | 24 MHz | 20.8 | 23.9 | 24.3 | 25.0 | 9.3 | 11.3 | 11.4 | 12.0 | | | |
| | current in Run mode, | | 8 MHz | 6.9 | 7.8 | 8.7 | 9.0 | 3.1 | 3.7 | 4.2 | 4.9 | | | |
| | executing | | 1 MHz | 0.9 | 1.2 | 1.5 | 2.3 | 0.4 | 0.6 | 1.0 | 1.8 | | | |
| | from RAM | | 64 MHz | 49.2 | 53.9 | 55.2 | 57.4 | 23.9 | 27.8 | 28.2 | 28.4 |] | | |
| | | | 48 MHz | 37.3 | 40.8 | 41.4 | 44.1 | 18.2 | 21.0 | 21.6 | 21.9 |] | | |
| | | Internal clock (HSI) | 32 MHz | 25.1 | 27.6 | 29.1 | 30.1 | 12.0 | 14.0 | 14.5 | 15.1 | | | |
| | | | 24 MHz | 19.0 | 21.6 | 22.1 | 22.9 | 6.3 | 7.2 | 7.7 | 8.1 | | | |
| | | | | - | 8 MHz | 6.4 | 7.3 | 7.9 | 8.4 | 3.0 | 3.5 | 4.0 | 4.7 | |

Table 30. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6V (continued)

| | | | | All | periphe | erals en | abled | All | abled | | | | | | | | | | | | | | | | | | | |
|-----------------|----------------------|-----------------------|-------------------|------|-------------------------------------|----------|--------|-----|-------|-------|--------|------|--|---|--|--|--|--|-------|-----|-----|-----|-----|-----|-----|-----|-----|--|
| Symbol | Parameter | Conditions | f _{HCLK} | Tun | Max @ T _A ⁽¹⁾ | | | T | M | Unit | | | | | | | | | | | | | | | | | | |
| | | | | Тур | 25 °C | 85 °C | 105 °C | Тур | 25 °C | 85 °C | 105 °C | | | | | | | | | | | | | | | | | |
| | | | 72 MHz | 44.0 | 48.4 | 49.4 | 50.5 | 6.6 | 7.5 | 7.9 | 8.7 | | | | | | | | | | | | | | | | | |
| | | | 64 MHz | 39.2 | 43.3 | 44.0 | 45.2 | 6.0 | 6.8 | 7.2 | 7.9 | | | | | | | | | | | | | | | | | |
| | | External | 48 MHz | 29.6 | 32.7 | 33.3 | 34.3 | 4.5 | 5.2 | 5.6 | 6.3 | | | | | | | | | | | | | | | | | |
| | Supply current in | clock (HSE bypass) | 32 MHz | 19.7 | 23.3 | 23.3 | 23.5 | 3.1 | 3.5 | 4.0 | 4.8 | mA | | | | | | | | | | | | | | | | |
| | | | 24 MHz | 14.9 | 17.6 | 17.8 | 18.3 | 2.4 | 2.8 | 3.3 | 3.9 | | | | | | | | | | | | | | | | | |
| 1 | Sleep mode, | | 8 MHz | 4.9 | 5.7 | 6.1 | 6.9 | 0.8 | 1.0 | 1.4 | 2.2 | | | | | | | | | | | | | | | | | |
| I _{DD} | executing | | 1 MHz | 0.6 | 0.9 | 1.2 | 2.1 | 0.1 | 0.3 | 0.6 | 1.5 | IIIA | | | | | | | | | | | | | | | | |
| | from Flash or RAM | | 64 MHz | 34.2 | 38.1 | 39.2 | 40.3 | 5.7 | 6.3 | 6.8 | 7.5 | | | | | | | | | | | | | | | | | |
| | OI TO WI | | 48 MHz | 25.8 | 28.7 | 29.6 | 30.3 | 4.3 | 4.8 | 5.2 | 5.9 | | | | | | | | | | | | | | | | | |
| | | Internal clock (HSI) | 32 MHz | 17.4 | 19.4 | 19.9 | 20.7 | 2.9 | 3.2 | 3.7 | 4.5 | | | | | | | | | | | | | | | | | |
| | | , , | 24 MHz | 13.2 | 15.1 | 15.6 | 15.9 | 1.5 | 1.8 | 2.2 | 2.9 | | | | | | | | | | | | | | | | | |
| | | | | | | - | | _ | | | | _ | | _ | | | | | 8 MHz | 4.5 | 5.0 | 5.6 | 6.2 | 0.7 | 0.9 | 1.2 | 2.1 | |

^{1.} Guaranteed by characterization results unless otherwise specified.

Table 31. Typical and maximum current consumption from the V_{DDA} supply

| | | | | | V _{DDA} | = 2.4 V | , | V _{DDA} = 3.6 V | | | | | | | | |
|------------------|-------------------------|----------------|-------------------|-----|-------------------------------------|---------|--------|--------------------------|-------|-------|--------|-----|-----|-----|-----|--|
| Symbol | Parameter | Conditions (1) | f _{HCLK} | Тур | Max @ T _A ⁽²⁾ | | | Тур | М | Unit | | | | | | |
| | | | | тур | 25 °C | 85 °C | 105 °C | JP | 25 °C | 85 °C | 105 °C | | | | | |
| | | | 72 MHz | 225 | 276 | 289 | 297 | 245 | 302 | 319 | 329 | | | | | |
| | | | 64 MHz | 198 | 249 | 261 | 268 | 216 | 270 | 284 | 293 | | | | | |
| | | | 48 MHz | 149 | 195 | 204 | 211 | 159 | 209 | 222 | 230 | | | | | |
| | Supply | HSE bypass | 32 MHz | 102 | 145 | 152 | 157 | 110 | 154 | 162 | 169 | | | | | |
| | current in Run/Sleep | | 24 MHz | 80 | 119 | 124 | 128 | 86 | 126 | 131 | 135 | | | | | |
| l | mode, | | 8 MHz | 2 | 3 | 4 | 6 | 3 | 4 | 5 | 9 | μΑ | | | | |
| I _{DDA} | code | | 1 MHz | 2 | 3 | 5 | 7 | 3 | 4 | 6 | 9 | μΛ | | | | |
| | executing from Flash | | 64 MHz | 270 | 323 | 337 | 344 | 299 | 354 | 371 | 381 | | | | | |
| | or RAM | | 48 MHz | 220 | 269 | 280 | 286 | 244 | 293 | 309 | 318 | | | | | |
| | | HSI clock | 32 MHz | 173 | 218 | 228 | 233 | 193 | 239 | 251 | 257 | | | | | |
| | | | | | | | 24 MHz | 151 | 194 | 200 | 204 | 169 | 211 | 219 | 225 | |
| | | | | | 8 MHz | 73 | 97 | 99 | 103 | 88 | 105 | 110 | 116 | | | |

Current consumption from the V_{DDA} supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I_{DDA} is independent from the frequency.

^{2.} Guaranteed by characterization results.



^{2.} Data based on characterization results and tested in production with code executing from RAM.

Table 32. Typical and maximum $V_{\mbox{\scriptsize DD}}$ consumption in Stop and Standby modes

| | Do no mosto n | | | Тур (| @V _{DD} (| (V _{DD} =\ | | | | | | |
|------------------|-------------------------------|--|-------|-------|--------------------|---------------------|-------|-------|------------------------|---------------------------|----------------------------|------|
| Symbol Parameter | | Conditions | 2.0 V | 2.4 V | 2.7 V | 3.0 V | 3.3 V | 3.6 V | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | Unit |
| | Supply current in | Regulator in run mode, all oscillators OFF | 20.05 | 20.33 | 20.42 | 20.50 | 20.67 | 20.80 | 44.2 ⁽²⁾ | 350 | 735 ⁽²⁾ | |
| | Stop mode | Regulator in low-power mode, all oscillators OFF | 7.63 | 7.77 | 7.90 | 8.07 | 8.17 | 8.33 | 30.6 ⁽²⁾ | 335 | 720 ⁽²⁾ | μA |
| | 1- 1- 7 | LSI ON and IWDG ON | 0.80 | 0.96 | 1.09 | 1.23 | 1.37 | 1.51 | - | - | ı | |
| | current in Standby mode | LSI OFF and IWDG OFF | 0.60 | 0.74 | 0.83 | 0.93 | 1.02 | 1.11 | 5.0 ⁽²⁾ | 7.8 | 13.3 ⁽²⁾ | |

^{1.} Guaranteed by characterization results unless otherwise specified.

Table 33. Typical and maximum V_{DDA} consumption in Stop and Standby modes

| | | | | DDA | Тур @ | V _{DD} (| V _{DD} = | V _{DDA}) | | | | | | | | | | | | | | | |
|------------------|-------------------------------|-----------|--|-------|----------------------|-------------------------|-------------------|--------------------|-------|------------------------|------------------------|----------------------------|--|------|------|------|------|------|------|---|---|---|--|
| Symbol | Parameter | | Conditions | 2.0 V | 2.4 V | 2.7 V | 3.0 V | 3.3 V | 3.6 V | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | Unit | | | | | | | | | | |
| | Supply | NO | Regulator in run mode, all oscillators OFF | 1.81 | 1.95 | 2.07 | 2.20 | 2.35 | 2.52 | 3.7 | 5.5 | 8.8 | | | | | | | | | | | |
| | current in Stop mode | oring Ol | Regulator in low-power mode, all oscillators OFF | 1.81 | 1.95 | 2.07 | 2.20 | 2.35 | 2.52 | 3.7 | 5.5 | 8.8 | | | | | | | | | | | |
| | Supply | | LSI ON and IWDG ON | 2.22 | 2.42 | 2.59 | 2.78 | 3.0 | 3.24 | ı | - | ı | | | | | | | | | | | |
| | current in Standby mode | V_{DDA} | LSI OFF and IWDG OFF | 1.69 | 1.82 | 1.94 | 2.08 | 2.23 | 2.40 | 3.5 | 5.4 | 9.2 | μA | | | | | | | | | | |
| I _{DDA} | Supply | | Regulator in run mode, all oscillators OFF | 1.05 | 1.08 | 1.10 | 1.15 | 1.22 | 1.29 | - | - | - | μΑ | | | | | | | | | | |
| | current in | | current in | | current in Stop mode | current in Stop mode | | | | | | = | Regulator in low-power mode, all oscillators OFF | 1.05 | 1.08 | 1.10 | 1.15 | 1.22 | 1.29 | - | - | - | |
| | - Capp. | Supply | | _ | LSI ON and IWDG ON | 1.44 | 1.52 | 1.60 | 1.71 | 1.84 | 1.98 | į | - | - | | | | | | | | | |
| | current in Standby mode | VaaV | LSI OFF and IWDG OFF | 0.93 | 0.95 | 0.98 | 1.02 | 1.08 | 1.15 | - | - | - | | | | | | | | | | | |

^{1.} Guaranteed by characterization results.

The total consumption is the sum of IDD and IDDA.

^{2.} Data based on characterization results and tested in production.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 38: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.






Figure 18. HSI oscillator accuracy characterization results for soldered parts

Low-speed internal (LSI) RC oscillator

Table 45. LSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------------|-----|------|-----|------|
| f _{LSI} | Frequency | 30 | 40 | 50 | kHz |
| t _{su(LSI)} ⁽²⁾ | LSI oscillator startup time | - | - | 85 | μs |
| I _{DD(LSI)} ⁽²⁾ | LSI oscillator power consumption | - | 0.75 | 1.2 | μA |

^{1.} V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

^{2.} Guaranteed by design.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 52. Electrical sensitivities

| Symbol | Parameter | Conditions | Class | |
|--------|-----------------------|--|------------|--|
| LU | Static latch-up class | T _A = +105 °C conforming to JESD78A | II level A | |

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in Table 53.

Table 67. USB: Full-speed electrical characteristics⁽¹⁾

| ranio or communication of the | | | | | | | |
|---|---------------------------------|--------------------------------|-----|-----|-----|------|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
| Driver characteristics | | | | | | | |
| t _r | Rise time ⁽²⁾ | C _L = 50 pF | 4 | - | 20 | ns | |
| t _f Fall time ⁽²⁾ | | C _L = 50 pF | 4 | - | 20 | ns | |
| t _{rfm} | Rise/ fall time matching | t _r /t _f | 90 | - | 110 | % | |
| V_{CRS} | Output signal crossover voltage | - | 1.3 | - | 2.0 | V | |
| Output driver Impedance ⁽³⁾ | Z _{DRV} | driving high and low | 28 | 40 | 44 | Ω | |

^{1.} Guaranteed by design.

CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

^{3.} No external termination series resistors are required on USB_DP (D+) and USB_DM (D-), the matching impedance is already included in the embedded driver.

Table 73. ADC accuracy, 64-pin packages⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Parameter | Conditions | | | Min ⁽⁴⁾ | Max (4) | Unit | |
|--------|------------------------------------|---|----------------|---------------------|---------------------|------------|------|--|
| | Total unadjusted error | | Single ended - | Fast channel 5.1 Ms | - | ±6.5 | - | |
| | | nadjusted - | | Slow channel 4.8 Ms | - | ±6.5 | | |
| ET | | | D:# | Fast channel 5.1 Ms | - | ±4 | | |
| | | | Differential | Slow channel 4.8 Ms | - | ±4.5 | | |
| | | | Single ended - | Fast channel 5.1 Ms | - | ±3 | | |
| EO | Offeet error | | | Slow channel 4.8 Ms | - | ±3 | | |
| EO | Offset error | | Differential | Fast channel 5.1 Ms | - | ±2.5 | | |
| | | | Dillerential | Slow channel 4.8 Ms | - | ±2.5 | | |
| | | | Cinale anded | Fast channel 5.1 Ms | - | ±6 | | |
| F0 | Gain error | error | Single ended - | Slow channel 4.8 Ms | - | ±6 | LSB | |
| EG | | | Differential | Fast channel 5.1 Ms | - | ±3.5 | | |
| | | | | Slow channel 4.8 Ms | - | ±4 | | |
| | Differential linearity error | nearity $2.0 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ | Single ended | Fast channel 5.1 Ms | - | ±1.5 | | |
| ED | | | | Slow channel 4.8 Ms | - | ±1.5 | | |
| ED | | | Differential | Fast channel 5.1 Ms | - | ±1.5 | | |
| | | | 64-pin package | Dilicicinal | Slow channel 4.8 Ms | - | ±1.5 | |
| | | | | Single ended | Fast channel 5.1 Ms | - | ±3 | |
| EL | Integral linearity | | Sirigle ended | Slow channel 4.8 Ms | - | ±3.5 | | |
| EL | error | | Differential | Fast channel 5.1 Ms | - | ±2 | 1 | |
| | | | Dillerential | Slow channel 4.8 Ms | - | ±2.5 | | |
| | | | Single ended | Fast channel 5.1 Ms | 10.4 | - | | |
| ENOB | Effective | | Sirigle ended | Slow channel 4.8 Ms | 10.4 | - | bits | |
| (5) | bits | umber of its | Differential | Fast channel 5.1 Ms | 10.8 | - | | |
| | | | Differential | Slow channel 4.8 Ms | 10.8 | - | | |
| | Cianal to | | Single ended | Fast channel 5.1 Ms | 64 | - | - dB | |
| SINAD | noise and | istortion | | Slow channel 4.8 Ms | 63 | - | | |
| (5) | distortion | | Differential | Fast channel 5.1 Ms | 67 | - | | |
| | ratio | | Differential | Slow channel 4.8 Ms | 67 | - | | |



Table 77. Operational amplifier characteristics⁽¹⁾ (continued)

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|----------------------|--|--|-----|----------|---------------------|------------------|
| | | - | 1 | 2 | - | - |
| DCA gain | Non inverting gain value | | - | 4 | - | - |
| PGA gain | | | - | 8 | - | - |
| | | | - | 16 | - | - |
| | | Gain=2 | - | 5.4/5.4 | - | |
| D | R2/R1 internal resistance values in | Gain=4 | - | 16.2/5.4 | - | 1.0 |
| R _{network} | PGA mode ⁽³⁾ | Gain=8 | - | 37.8/5.4 | - | kΩ |
| | | Gain=16 | - | 40.5/2.7 | - | |
| PGA gain error | PGA gain error | - | -1% | - | 1% | |
| I _{bias} | OPAMP input bias current | - | 1 | - | ±0.2 ⁽⁴⁾ | μΑ |
| | | PGA Gain = 2, Cload = 50pF, Rload = 4 K Ω | - | 4 | - | MHz |
| DOA DW | PGA bandwidth for different non inverting gain | PGA Gain = 4, Cload = 50pF, Rload = 4 K Ω | - | 2 | - | |
| PGA BW | | PGA Gain = 8, Cload = 50pF, Rload = 4 K Ω | - | 1 | - | |
| | | PGA Gain = 16, Cload = 50pF, Rload = 4 KΩ | - | 0.5 | - | |
| | | @ 1KHz, Output loaded with 4 KΩ | - | 109 | - | |
| en | Voltage noise density | @ 10KHz, Output loaded with 4 KΩ | - | 43 | - | <u>nV</u> √Hz |

^{1.} Guaranteed by design.

^{2.} The saturation voltage can be also limited by the Iload (drive current).

^{3.} R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

^{4.} Mostly TTa I/O leakage, when used in analog mode.

6.3.23 V_{BAT} monitoring characteristics

Table 80. V_{BAT} monitoring characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--|---------------------------------------|-----|-----|-----|------|
| R | Resistor bridge for V _{BAT} | - | 50 | - | ΚΩ |
| Q | Ratio on V _{BAT} measurement | - | 2 | - | |
| Er ⁽¹⁾ | Error on Q | -1 | - | +1 | % |
| $T_{\text{S_vbat}}^{(1)(2)}$ ADC sampling time when reading the V _{BAT} 1mV accuracy | | 2.2 | - | - | μs |

^{1.} Guaranteed by design.


^{2.} Shortest sampling time can be determined in the application by multiple iterations.

Table 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | | |
|----------|-------------|------|------|-----------------------|--------|--------|--|
| Syllibol | Min | Тур | Max | Min | Тур | Max | |
| E1 | 6.80 | 7.00 | 7.20 | 0.2677 | 0.2756 | 0.2835 | |
| E3 | - | 5.50 | - | - | 0.2165 | - | |
| е | - | 0.50 | - | - | 0.0197 | - | |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 | |
| L1 | - | 1.00 | - | - | 0.0394 | - | |
| K | 0° | 3.5° | 7° | 0° | 3.5° | 7° | |
| ccc | - | - | 0.08 | - | - | 0.0031 | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 46. LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint



1. Dimensions are in millimeters.

Table 88. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|--|
| 06-May-2016 | 7 | Updated Figure 5: STM32F302xB/STM32F302xC LQFP64 pinout replacing VSS by PF4. Updated Table 13: STM32F302xB/STM32F302xC pin definitions: — Adding 'digital power supply' in the Pin function column at the line corresponding to K8/28/19 pins. — Adding VSS digital ground line with WLCSP100 K9 and K10 pins connected. — Replacing in VDD line for WLCSP100: 'A10, B10' by 'A9, A10, B10, B8'. Updated Figure 21: Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port. Updated Table 77: Operational amplifier characteristics high saturation and low saturation voltages. Updated Table 13: STM32F302xB/STM32F302xC pin definitions adding note 'Fast ADC channel' for ADCx_IN15. Updated Table 68: ADC characteristics resistive load. Updated Table 68: ADC characteristics adding CMIR parameter and modifying tSTAB parameter characteristics. |

