
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	28
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 20x10/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3l144-c-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.7.2 UART (UART0) 48 4.7.3 SPI (SPI0, SPI1) 49 4.7.4. I2C (I2C0) 49 4.8. Analog 50 4.8.1. 12-Bit Analog-to-Digital Converter (SARADC0) 50 4.8.1. 12-Bit Analog-to-Digital Converter (IDAC0) 50 4.8.2. 10-Bit Digital-to-Analog Converter (IDAC0) 50 4.8.3. Low Current Comparators (CMP0, CMP1) 50 4.9. Reset Sources 51 4.10. Security. 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x4 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.4. TQFP-80 Saceil Design 77 6.4.1. TQFP-80 Saceil Design 77 6.4.3. TQFP-80 Saceil Design 77 6.5.1. QFN-64 Sace Specifications 78 6.5.1. QFN-64 Sace Specifications 78 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Stencil Design 80 6.5.3. QFN-64 Stencil Design 80 6.6.3. TQFP-64 Sace Specifications 81 6.6.1. TQFP-64 Sace Specif			40
4.7.4. I2C (I2C0) 49 4.8. Analog 50 4.8.1. 12-Bit Analog-to-Digital Converter (SARADC0) 50 4.8.2. 10-Bit Digital-to-Analog Converter (IDAC0) 50 4.8.3. Low Current Comparators (CMP0, CMP1) 50 4.9. Reset Sources 51 4.10.Security 52 4.11.On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.4. TQFP-80 Stencil Design 77 6.4.1. TQFP-80 Stencil Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Stencil Design 77 6.5.1. QFN-64 Stencil Design 77 6.5.2. QFN-64 Stencil Design 80 6.5.1. QFN-64 Card Assembly 77 6.5.2. QFN-64 Card Assembly 80 6.6.1. TQFP-64 Solder Mask Design			
4.8. Analog 50 4.8.1. 12-Bit Analog-to-Digital Converter (SARADC0) 50 4.8.2. 10-Bit Digital-to-Analog Converter (IDAC0) 50 4.8.3. Low Current Comparators (CMP0, CMP1) 50 4.9. Reset Sources 51 4.10. Security 52 4.11. On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.5.1. QFN-64 Solder Mask Design 77 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Card Assembly 80 6.5.3. QFN-64 Card Assembly 80 6.5.3. QFN-64 Card Assembly 80 6.6.1. TQFP-64 Card Assembly 80 6.6.1. TQFP-64 Card Assembly 80 6.6.1. TQFP-64 Card Assembly 80 6.6.2. TQFP-64 Card Assembly 80 6.6.3. TQFP-64 Card Assembly 80 <th></th> <th></th> <th></th>			
4.8.1. 12-Bit Analog-to-Digital Converter (SARADC0) 50 4.8.2. 10-Bit Digital-to-Analog Converter (IDAC0) 50 4.8.3. Low Current Comparators (CMP0, CMP1) 50 4.9. Reset Sources. 51 4.10. Security 52 4.11. On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x7 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Satencil Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Stencil Design 77 6.5.0. QFN-64 Stencil Design 77 6.5.1. QFN-64 Stencil Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Stencil Design 80 6.5.1. QFN-64 Stencil Design 80 6.5.2.			
4.8.2. 10-Bit Digital-to-Analog Converter (IDAC0) 50 4.8.3. Low Current Comparators (CMP0, CMP1) 50 4.9. Reset Sources 51 4.10.Security 52 4.11.On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 62 6.2. SiM3L1x7 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Stencil Design 80 6.5.1. QFN-64 Stencil Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.5.3. QFN-64 Stencil Design 80 6.6. TQFP-64 Solder Mask Design 84 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2.			
4.8.3. Low Current Comparators (CMP0, CMP1) 50 4.9. Reset Sources 51 4.10.Security 52 4.11.On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly. 77 6.5.1. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Solder Mask Design 80 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly. 80 6.6. TQFP-64 Solder Mask Design 80 6.6. TQFP-64 Solder Mask Design 84 6.6.3. TQFP-64 Solder Mask Design 84 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Solder Mask Design			
4.9. Reset Sources 51 4.10.Security 52 4.11.On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SIM3L1x7 Pin Definitions 62 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Solder Mask Design 77 6.4.3. TQFP-80 Solder Mask Design 77 6.4.3. TQFP-80 Solder Mask Design 77 6.4.3. TQFP-80 Solder Mask Design 77 6.5.1. QFN-64 Package Specifications 78 6.5.1. QFN-64 Stencil Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Stencil Design 80 6.5.4. TQFP-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 84 6.6.1. TQFP-64 Solder Mask Design 80 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Solder Mask Design 84 6.6.3. TQFP-64 Card Assembly 80 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Card Assembly 84 </th <th></th> <th></th> <th></th>			
4.10.Security 52 4.11.On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.5.1. QFN-64 Package Specifications 78 6.5.2. QFN-64 Package Specifications 78 6.5.3. QFN-64 Card Assembly 80 6.6. TQFP-64 Solder Mask Design 80 6.6. TQFP-64 Solder Mask Design 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.7.1. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 84 6.7.2. QFN-40 Solder Mask Design 87 6.7.3. QFN-40 Solder Mask Design <			
4.11.On-Chip Debugging 52 5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 62 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.5.4.3. TQFP-80 Card Assembly 77 6.5.4.4.3. TQFP-80 Card Assembly 77 6.5.5.1 QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Solder Mask Design 80 6.5.4. QFN-64 Solder Mask Design 80 6.5.7. QFN-64 Stencil Design 80 6.5.8. QFN-64 Card Assembly 80 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.7. QFN-40 Solder Mask Design 84 6.7. QFN-40 Solder Mask Design 87 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Solder Mask Design			
5. Ordering Information 53 6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.5.0 QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.7.4.0 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Solder Mask Design 87 6.7.3. QFN-40 Solder Mask Design 87 6.7.3. QFN-40 Stencil Design			
6. Pin Definitions 55 6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Solder Mask Design 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.5.0 QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.5.3. QFN-64 Card Assembly 80 6.6.1. TQFP-64 Solder Mask Design 80 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Solder Mask Design 84 6.6.3. TQFP-64 Solder Mask Design 84 6.7.1. QFN-40 Solder Mask Design 84 6.7.2. QFN-40 Solder Mask Design 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card			
6.1. SiM3L1x7 Pin Definitions 55 6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.5.4.3. QFN-64 Package Specifications 78 6.5.1. QFN-64 Stencil Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.6.1. TQFP-64 Stencil Design 80 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.6.3. TQFP-64 Card Assembly 84 6.6.4. TQFP-64 Card Assembly 84 6.6.7. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 84 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 6.7.3. QFN-40 Card Assembly 87 6.7.3. QFN-40 Card Assembly			
6.2. SiM3L1x6 Pin Definitions 62 6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.5.4.3. TQFP-80 Card Assembly 77 6.5.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.	6.		
6.3. SiM3L1x4 Pin Definitions 69 6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.4.3. TQFP-80 Card Assembly 77 6.5. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.6.4.6.3. TQFP-64 Card Assembly 84 6.6.7. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 6.7.3. QFN-40 Card Assembly 87 7.1. Revision Identification 88 7.1. Revision Identification 88 7.1. Revision Identification 88			
6.4. TQFP-80 Package Specifications 74 6.4.1. TQFP-80 Solder Mask Design 77 6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.5. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.7.0 QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 84 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 6.7.3. QFN-40 Card Assembly 87 6.7.3. QFN-40 Card Assembly 87 7.1. Revision Identification 88 7.1. Revision Identification 88 7.1. Revision Identification 88			
6.4.1. TQFP-80 Solder Mask Design. 77 6.4.2. TQFP-80 Stencil Design. 77 6.4.3. TQFP-80 Card Assembly. 77 6.4.3. TQFP-80 Card Assembly. 77 6.5. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design. 80 6.5.2. QFN-64 Stencil Design. 80 6.5.3. QFN-64 Card Assembly. 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design. 84 6.6.2. TQFP-64 Stencil Design. 84 6.6.3. TQFP-64 Stencil Design. 84 6.6.3. TQFP-64 Card Assembly. 84 6.7.0 QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design. 84 6.7.2. QFN-40 Solder Mask Design. 84 6.7.2. QFN-40 Solder Mask Design. 87 6.7.3. QFN-40 Card Assembly. 87 6.7.3. QFN-40 Card Assembly. 87 7.1. Revision Identification 88 7.1. Revision Identification 88 90 90			
6.4.2. TQFP-80 Stencil Design 77 6.4.3. TQFP-80 Card Assembly 77 6.5. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Stencil Design 84 6.7.0 QFN-40 Package Specifications 85 6.7.1. QFN-64 Card Assembly 84 6.7.2. QFN-40 Solder Mask Design 87 6.7.3. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 7. Revision Specific Behavior 88 7.1. Revision Identification 88 7.1. Revision Identification 88 7.1. Revision Identification 88			
6.4.3. TQFP-80 Card Assembly. 77 6.5. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly. 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Package Specifications 81 6.6.2. TQFP-64 Solder Mask Design 84 6.6.3. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly. 84 6.6.3. TQFP-64 Card Assembly. 84 6.7.0. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 84 6.7.2. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Solder Mask Design 87 6.7.3. QFN-40 Card Assembly. 87 7.7. Revision Specific Behavior 88 7.1. Revision Identification 88 7.1. Revision Identification 88 7.1. Revision Identification 88			
6.5. QFN-64 Package Specifications 78 6.5.1. QFN-64 Solder Mask Design 80 6.5.2. QFN-64 Stencil Design 80 6.5.3. QFN-64 Card Assembly 80 6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Solder Mask Design 84 6.6.3. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.6.3. TQFP-64 Card Assembly 84 6.7. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 7. Revision Specific Behavior 88 7.1. Revision Identification 88 Document Change List 90		6.4.2. TQFP-80 Stencil Design	.77
6.5.1. QFN-64 Solder Mask Design		6.4.3. TQFP-80 Card Assembly	.77
6.5.1. QFN-64 Solder Mask Design		6.5. QFN-64 Package Specifications	.78
6.5.3. QFN-64 Card Assembly.806.6. TQFP-64 Package Specifications816.6.1. TQFP-64 Solder Mask Design846.6.2. TQFP-64 Stencil Design846.6.3. TQFP-64 Card Assembly.846.7. QFN-40 Package Specifications856.7.1. QFN-40 Solder Mask Design876.7.2. QFN-40 Solder Mask Design876.7.3. QFN-40 Stencil Design877. Revision Specific Behavior887.1. Revision Identification88Document Change List		6.5.1. QFN-64 Solder Mask Design	.80
6.6. TQFP-64 Package Specifications 81 6.6.1. TQFP-64 Solder Mask Design 84 6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.7. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 7. Revision Specific Behavior 88 7.1. Revision Identification 88 Document Change List 90		6.5.2. QFN-64 Stencil Design	.80
6.6.1. TQFP-64 Solder Mask Design		6.5.3. QFN-64 Card Assembly	.80
6.6.2. TQFP-64 Stencil Design 84 6.6.3. TQFP-64 Card Assembly 84 6.7. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 7. Revision Specific Behavior 88 7.1. Revision Identification 88 90 90			
6.6.3. TQFP-64 Card Assembly.846.7. QFN-40 Package Specifications856.7.1. QFN-40 Solder Mask Design876.7.2. QFN-40 Stencil Design876.7.3. QFN-40 Card Assembly.877. Revision Specific Behavior887.1. Revision Identification88Document Change List90		6.6.1. TQFP-64 Solder Mask Design	.84
6.7. QFN-40 Package Specifications 85 6.7.1. QFN-40 Solder Mask Design 87 6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 7. Revision Specific Behavior 88 7.1. Revision Identification 88 Document Change List 90		6.6.2. TQFP-64 Stencil Design	.84
6.7.1. QFN-40 Solder Mask Design		6.6.3. TQFP-64 Card Assembly	.84
6.7.2. QFN-40 Stencil Design 87 6.7.3. QFN-40 Card Assembly 87 7. Revision Specific Behavior 88 7.1. Revision Identification 88 Document Change List 90		6.7. QFN-40 Package Specifications	.85
6.7.3. QFN-40 Card Assembly		6.7.1. QFN-40 Solder Mask Design	.87
7. Revision Specific Behavior		6.7.2. QFN-40 Stencil Design	.87
7.1. Revision Identification		6.7.3. QFN-40 Card Assembly	.87
Document Change List90	7.	Revision Specific Behavior	.88
	Do	ocument Change List	.90
	Co	ontact Information	.91



1. Related Documents and Conventions

1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3L1xx devices.

1.1.1. SiM3L1xx Reference Manual

The Silicon Laboratories SiM3L1xx Reference Manual provides the detailed description for each peripheral on the SiM3L1xx devices.

1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3L1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vectored Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here:

http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3.

1.2. Conventions

The block diagrams in this document use the following formatting conventions:




Figure 1.1. Block Diagram Conventions



Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SARADC0	ISARADC	Sampling at 1 Msps, Internal VREF used		1.2	1.6	mA
		Sampling at 250 ksps, lowest power mode settings.		390	540	μA
Temperature Sensor	I _{TSENSE}			75	110	μA
Internal SAR Reference	I _{REFFS}	Normal Power Mode		680	_	μA
		Normal Power Mode		160	_	μA
VREF0	I _{REFP}			80		μA
Comparator 0 (CMP0),	I _{CMP}	CMPMD = 11		0.5	2	μA
Comparator 1 (CMP1)		CMPMD = 10		3	8	μA
		CMPMD = 01		10	16	μA
		CMPMD = 00		25	42	μA
IDAC0 ⁸	I _{IDAC}		_	70	100	μA
Voltage Supply Monitor (VMON0)	I _{VMON}			10	22	μA
Flash Current on VBAT			1	1		
Write Operation	I _{FLASH-W}				8	mA
Erase Operation	I _{FLASH-E}		_	_	15	mA
Notes:	1		1	1	1	1

1. Currents are additive. For example, where I_{BAT} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

- 2. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (<20 MHz) supply current.
- 4. Internal Digital and Memory LDOs scaled to optimal output voltage.
- 5. Flash AHB clock turned off.
- 6. Running from internal LFO, Includes LFO supply current.
- 7. LCD0 current does not include switching currents for external load.
- 8. IDAC output current not included.
- 9. Does not include LC tank circuit.
- 10. Does not include digital drive current or pullup current for active port I/O. Unloaded IVIO is included in all IBAT PM8 production test measurements.



Table 3.5. On-Chip Regulators (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Memory LDO Output Setting ⁵	V _{LDOMEM}	During Programming	1.8	—	1.9	V
		During Normal Operation	1.5	_	1.9	V
Digital LDO Output Setting	V _{LDODIG}	F _{AHB} <u>≤</u> 20 MHz	1.0		1.9	V
		F _{AHB} > 20 MHz	1.2	_	1.9	V
Analog LDO Output Setting During Normal Operation ⁶	V _{LDOANA}			1.8		V

Notes:

- 1. See reference manual for recommended inductors.
- 2. Recommended: X7R or X5R ceramic capacitors with low ESR. Example: Murata GRM21BR71C225K with ESR < 10 $m\Omega$ (@ frequency > 1 MHz).

 Input voltage specification accounts for the internal LDO dropout voltage under the maximum load condition to ensure that the LDO output voltage will remain at a valid level as long as V_{LDOIN} is at or above the specified minimum.

4. The memory LDO output should always be set equal to or lower than the output of the analog LDO. When lowering both LDOs (for example to go into PM8 under low supply conditions), first adjust the memory LDO and then the analog LDO. When raising the output of both LDOs, adjust the analog LDO before adjusting the memory LDO.

5. Output range represents the programmable output range, and does not reflect the minimum voltage under all conditions. Dropout when the input supply is close to the output setting is normal, and accounted for.

6. Analog peripheral specifications assume a 1.8 V output on the analog LDO.



Table 3.9. SAR ADC (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset Temperature Coefficient	TC _{OFF}			0.004		LSB/°C
Slope Error	EM		-0.07	-0.02	0.02	%
Dynamic Performance (10 kHz S	ine Wave In	put 1dB below full scale, Max	k throug	hput)		
Signal-to-Noise	SNR	12 Bit Mode	62	66		dB
		10 Bit Mode	58	60		dB
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	66		dB
		10 Bit Mode	58	60	_	dB
Total Harmonic Distortion (Up to	THD	12 Bit Mode		78	_	dB
5th Harmonic)		10 Bit Mode		77	_	dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode		-79		dB
		10 Bit Mode	_	-74		dB
*Note: Absolute input pin voltage is lir	nited by the lo	wer of the supply at VBAT and VIC	D.			



3.2. Thermal Conditions

Table 3.17. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance*	θ_{JA}	TQFP-80 Packages		40		°C/W
		QFN-64 Packages	—	25	_	°C/W
		TQFP-64 Packages	_	30		°C/W
		QFN-40 Packages	_	30		°C/W
*Note: Thermal resistance assumes a	multi-layer F	PCB with the exposed pad so	Idered to a tops	side PCB p	ad.	



4.1. Power

The SiM3L1xx devices include a dc-dc buck converter that can take an input from 1.8–3.8 V and create an output from 1.25–3.8 V. In addition, SiM3L1xx devices include three low dropout regulators as part of the LDO0 module: one LDO powers the analog subsystems, one LDO powers the flash and SRAM memory at 1.8 V, and one LDO powers the digital and core circuitry. Each of these regulators can be independently powered from the dc-dc converter or directly from the battery voltage, and their outputs are adjustable to conserve system power. SiM3L1xx devices also include a low power charge pump in the PMU module for use in low power modes (PM8) to further reduce the power consumption of the device.

Figure 4.2 shows the power system configuration of these devices.




Figure 4.2. SiM3L1xx Power

4.1.1. DC-DC Buck Converter (DCDC0)

SiM3L1xx devices include an on-chip step-down dc-dc converter to efficiently utilize the energy stored in the battery, thus extending the operational life time. The dc-dc converter is a switching buck converter with a programmable output voltage that should be at least 0.45 V lower than the input battery voltage; if this criteria is not met and the converter can no longer operate, the output of the dc-dc converter automatically connects to the battery. The dc-dc converter can supply up to 100 mA and can be used to power the MCU and/or external devices in the system.

The dc-dc converter has a built in voltage reference and oscillator and will automatically limit or turn off the switching activity in case the peak inductor current rises beyond a safe limit or the output voltage rises above the programmed target value. This allows the dc-dc converter output to be safely overdriven by a secondary power source (when available) in order to preserve battery life. When enabled, the dc-dc converter can source current into the output capacitor, but cannot sink current.

The dc-dc converter includes the following features:

- Efficiently utilizes the energy stored in a battery, extending its operational lifetime.
- Input range: 1.8 to 3.8 V.
- Output range: 1.25 to 3.8 V in 50 mV (1.25–1.8 V) or 100 mV (1.8–3.8 V) steps.
- Supplies up to 100 mA.
- Includes a voltage reference and an oscillator.



SiM3L1xx

- Supports synchronizing the regulator switching with the system clock.
- Automatically limits the peak inductor current if the load current rises beyond a safe limit.
- Automatically goes into bypass mode if the battery voltage cannot provide sufficient headroom.
- Sources current, but cannot sink current.

4.1.2. Three Low Dropout LDO Regulators (LDO0)

The SiM3L1xx devices include one LDO0 module with three low dropout regulators. Each of these regulators have independent switches to select the battery voltage or the output of the dc-dc converter as the input to each LDO, and an adjustable output voltage.

The LDOs consume little power and provide flexibility in choosing a power supply for the system. Each regulator can be independently adjusted between 0.8 and 1.9 V output.

4.1.3. Voltage Supply Monitor (VMON0)

The SiM3L1xx devices include a voltage supply monitor that can monitor the main supply voltage. This module includes the following features:

- Main supply "VBAT Low" (VBAT below the early warning threshold) notification.
- Holds the device in reset if the main VBAT supply drops below the VBAT Reset threshold.

The voltage supply monitor allows devices to function in known, safe operating conditions without the need for external hardware.

4.1.4. Power Management Unit (PMU)

The Power Management Unit on the SiM3L1xx manages the power systems of the device. It manages the powerup sequence during power on and the wake up sources for PM8. On power-up, the PMU ensures the core voltages are a proper value before core instruction execution begins.

The VDRV pin powers external circuitry from either the VBAT battery input voltage or the output of the dc-dc converter on VDC. The PMU includes an internal switch to select one of these sources for the VDRV pin.

The PMU has a specialized VBAT-divided-by-2 charge pump that can power some internal modules while in PM8 to save power.

The PMU module includes the following features:

- Provides the enable or disable for the analog power system, including the three LDO regulators.
- Up to 14 pin wake inputs can wake the device from Power Mode 8.
- The Low Power Timer, RTC0 (alarms and oscillator failure), Comparator 0, Advanced Capture Counter, LCD0 VBAT monitor, UART0, low power mode charge pump failure, and the RESET pin can also serve as wake sources for Power Mode 8.
- Controls which 4 kB RAM blocks are retained while in Power Mode 8.
- Provides a PMU_Asleep signal to a pin as an indicator that the device is in PM8.
- Specialized charge pump to reduce power consumption in PM8.

Provides control for the internal switch between VBAT and VDC to power the VDRV pin for external circuitry.

4.1.5. Device Power Modes

The SiM3L1xx devices feature seven low power modes in addition to normal operating mode. Several peripherals provide wake up sources for these low power modes, including the Low Power Timer (LPTIMER0), RTC0 (alarms and oscillator failure notification), Comparator 0 (CMP0), Advanced Capture Counter (ACCTR0), LCD VBAT monitor (LCD0), UART0, low power mode charge pump failure, and PMU Pin Wake.

In addition, all peripherals can have their clocks disabled to reduce power consumption whenever a peripheral is not being used using the clock control (CLKCTRL) registers.

4.1.5.1. Normal Mode (Power Mode 0) and Power Mode 4

Normal Mode and Power Mode 4 are fully operational modes with code executing from flash memory. PM4 is the same as Normal Mode, but with the clocks operating at a lower speed. This enables power to be conserved by reducing the LDO regulator outputs.



4.5.4. 16/32-bit Enhanced CRC (ECRC0)

The ECRC module is designed to provide hardware calculations for flash memory verification and communications protocols. In addition to calculating a result from direct writes from firmware, the ECRC module can automatically snoop the APB bus and calculate a result from data written to or read from a particular peripheral. This allows for an automatic CRC result without directly feeding data through the ECRC module.

The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3). The 16-bit polynomial is fully programmable.

The ECRC module includes the following features:

- Support for a programmable 16-bit polynomial and one fixed 32-bit polynomial.
- Byte-level bit reversal for the CRC input.
- Byte-order reorientation of words for the CRC input.
- Word or half-word bit reversal of the CRC result.
- Ability to configure and seed an operation in a single register write.
- Support for single-cycle parallel (unrolled) CRC computation for 32-, 16-, or 8-bit blocks.
- Capability to CRC 32 bits of data per peripheral bus (APB) clock.
- Automatic APB bus snooping.
- Support for DMA writes using firmware request mode.

4.5.5. Encoder / Decoder (ENCDEC0)

The encoder / decoder module supports Manchester and Three-out-of-Six encoding and decoding from either firmware or DMA operations.

This module has the following features:

- Supports Manchester and Three-out-of-Six encoding and decoding.
- Automatic flag clearing when writing the input or reading the output data registers.
- Writing to the input data register automatically initiates an encode or decode operation.
- Optional output in one's complement format.
- Hardware error detection for invalid input data during decode operations, which helps reduce power consumption and packet turn-around time.
- Flexible byte swapping on the input or output data.



4.6. Counters/Timers

4.6.1. 32-bit Timer (TIMER0, TIMER1, TIMER2)

Each timer module is independent, and includes the following features:

- Operation as a single 32-bit or two independent 16-bit timers.
- Clocking options include the APB clock, the APB clock scaled using an 8-bit prescaler, the external oscillator, or falling edges on an external input pin (synchronized to the APB clock).
- Auto-reload functionality in both 32-bit and 16-bit modes.

TIMER0 and TIMER1 have the following features:

- Up/Down count capability, controlled by an external input pin.
- Rising and falling edge capture modes.
- Low or high pulse capture modes.
- Period and duty cycle capture mode.
- Square wave output mode, which is capable of toggling an external pin at a given rate with 50% duty cycle.
- 32- or 16-bit pulse-width modulation mode.

TIMER2 does not support the standard input/output features of TIMER0 and TIMER1. The TIMER2 EX signal is internally connected to the outputs of the PVTOSC0 oscillators. TIMER2 can use any of the counting modes that use EX as an input, including up/down mode, edge capture mode, and pulse capture mode. The TIMER2 CT signal is disconnected.

4.6.2. Enhanced Programmable Counter Array (EPCA0)

The Enhanced Programmable Counter Array (EPCA) module is a timer/counter system allowing for complex timing or waveform generation. Multiple modules run from the same main counter, allowing for synchronous output waveforms.

This module includes the following features:

- Three sets of channel pairs (six channels total) capable of generating complementary waveforms.
- Center- and edge-aligned waveform generation.
- Programmable dead times that ensure channel pairs are never active at the same time.
- Programmable clock divisor and multiple options for clock source selection.
- Waveform update scheduling.
- Option to function while the core is inactive.
- Multiple synchronization triggers.
- Pulse-Width Modulation (PWM) waveform generation.



4.6.6. Low Power Mode Advanced Capture Counter (ACCTR0)

The SiM3L1xx devices contain a low-power Advanced Capture Counter module that runs from the RTC0 clock domain and can be used with digital inputs, switch topology circuits (reed switches), or with LC resonant circuits. For switch topology circuits, the module charges one or two external lines by pulsing internal pull-up resistors and detecting whether the reed switch is open or closed. For LC resonant circuits, the inputs are periodically energized to produce a dampened sine wave and configurable discriminator circuits detect the resulting decay time-constant.

The advanced capture counter has the following general features:

- Single or differential inputs supporting single, dual, and quadrature modes of operation.
- Variety of interrupt and PM8 wake up sources.
- Provides feedback of the direction history, current and previous states, and condition flags.

The advanced capture counter has the following features for switch circuit topologies:

- Ultra low power input comparators.
- Supports a wide range of pull-up resistor values with a self-calibration engine.
- Asymmetrical integrators for low-pass filtering and switch debounce.
- Two 24-bit counters and two 24-bit digital threshold comparators.
- Supports switch flutter detection.

For LC resonant circuit topologies, the advanced capture counter includes:

- Separate minimum and maximum count registers and polarity, pulse, and toggle controls.
- Zone-based programmable timing.
- Two input comparators with support for a positive side input bias at VIO divided by 2.
- Supports a configurable excitation pulse width based on a 40 MHz oscillator and timer or an external digital stop signal.
- Two 8-bit peak counters that saturate at full scale for detecting the number of LC resonant peaks.
- Two discriminators with programmable thresholds.
- Supports a sample and hold mode for Wheatstone bridges.

All devices in the SiM3L1xx family include the low power mode advanced capture counter (ACCTR0). Table 4.2 lists the supported inputs and outputs for each of the packages.

Table 4.2. SiM3L1xx Supported Advanced Capture Counter Inputs and Outputs

Input/Output	SiM3L1x7	SiM3L1x6	SiM3L1x4
ACCTR0_IN0	V	 ✓ 	\checkmark
ACCTR0_IN1	\checkmark	V	~
ACCTR0_LCIN0	\checkmark	V	
ACCTR0_LCIN1	\checkmark	V	V
ACCTR0_STOP0	\checkmark	V	~
ACCTR0_STOP1	\checkmark	~	~
ACCTR0_LCPUL0	\checkmark	~	
ACCTR0_LCPUL1	\checkmark	V	
ACCTR0_LCBIAS0	\checkmark	~	
ACCTR0_LCBIAS1	\checkmark	\checkmark	
ACCTR0_DBG0	\checkmark	\checkmark	
ACCTR0_DBG1	\checkmark	\checkmark	



- Multiple loop-back modes supported.
- Multi-processor communications support.
- Operates at 9600, 4800, 2400, or 1200 baud in Power Mode 8.

4.7.3. SPI (SPI0, SPI1)

SPI is a 3- or 4-wire communication interface that includes a clock, input data, output data, and an optional select signal.

The SPI0 and SPI1 modules include the following features:

- Supports 3- or 4-wire master or slave modes.
- Supports up to 10 MHz clock in master mode and 5 MHz clock in slave mode.
- Support for all clock phase and slave select (NSS) polarity modes.
- 16-bit programmable clock rate.
- Programmable MSB-first or LSB-first shifting.
- 8-byte FIFO buffers for both transmit and receive data paths to support high speed transfers.
- Support for multiple masters on the same data lines.

In addition, the SPI modules include several features to support autonomous DMA transfers:

- Hardware NSS control.
- Programmable FIFO threshold levels.
- Configurable FIFO data widths.
- Master or slave hardware flow control for the MISO and MOSI signals.

SPI1 is on fixed pins and supports additional flow control options using a fixed input (SPI1CTS). Neither SPI1 nor the flow control input are on the crossbar.

4.7.4. I2C (I2C0)

The I2C interface is a two-wire, bi-directional serial bus. The clock and data signals operate in open-drain mode with external pull-ups to support automatic bus arbitration.

Reads and writes to the interface are byte oriented with the I2C interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/8th of the APB clock as a master or slave, which can be faster than allowed by the I2C specification, depending on the clock source used. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The I2C interface may operate as a master and/or slave, and may function on a bus with multiple masters. The I2C provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and start/ stop control and generation.

The I2C0 module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- Can operate down to APB clock divided by 32768 or up to APB clock divided by 8.
- Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- Ability to disable all slave states.
- Programmable clock high and low period.
- Programmable data setup/hold times.
- Spike suppression up to 2 times the APB period.



			1					Γ	
Pin Name	Туре	Pin Numbers (TQFP-80)	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB1.8	Standard I/O	58	VIO	\checkmark	\checkmark	LCD0.31			CMP0P.3
PB1.9	Standard I/O	57	VIO	\checkmark	\checkmark	LCD0.30			CMP0N.3
PB1.10	Standard I/O	56	VIO	\checkmark	\checkmark	LCD0.29			CMP1P.3
PB1.11	Standard I/O	55	VIO	\checkmark	\checkmark	LCD0.28			CMP1N.3
PB2.0	Standard I/O	54	VIORF	~	~			LPT0T8 INT1.0 WAKE.12 SPI1_CTS	ADC0.8 CMP0P.4
PB2.1	Standard I/O	53	VIORF	~	~			LPT0T9 INT1.1 WAKE.13 VIORFCLK	ADC0.9 CMP0N.4
PB2.4	Standard I/O	51	VIORF	~	~			LPT0T12 INT1.4 SPI1_SCLK	ADC0.10 CMP0P.5
PB2.5	Standard I/O	50	VIORF	~	~			LPT0T13 INT1.5 SPI1_MISO	ADC0.11 CMP0N.5
PB2.6	Standard I/O	49	VIORF	~	~			LPT0T14 INT1.6 SPI1_MOSI	ADC0.12 CMP1P.5
PB2.7	Standard I/O	48	VIORF	\checkmark	\checkmark			INT1.7 SPI1_NSS	ADC0.13 CMP1N.5
PB3.0	Standard I/O	47	VIO	\checkmark	\checkmark	LCD0.27		INT1.8	ADC0.14
PB3.1	Standard I/O	46	VIO	\checkmark	\checkmark	LCD0.26		INT1.9	ADC0.15
PB3.2	Standard I/O	45	VIO	\checkmark	\checkmark	LCD0.25		INT1.10	ADC0.16
PB3.3	Standard I/O	44	VIO	\checkmark	~	LCD0.24		INT1.11	ADC0.17

Table 6.1. Pin Definitions and Alternate Functions for SiM3L1x7 (Continued)



		1		1	1				1
Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB4.0	Standard I/O	24	VIO		~	COM0.1			
PB4.1	Standard I/O	23	VIO		~	COM0.0			
PB4.2	Standard I/O	22	VIO		~	LCD0.10			ADC0.19
PB4.3	Standard I/O	21	VIO		~	LCD0.9			
PB4.4	Standard I/O	20	VIO		~	LCD0.8			
PB4.5	Standard I/O	19	VIO		~	LCD0.7			
PB4.6	Standard I/O	18	VIO		~	LCD0.6		PMU_Asleep	
PB4.7	Standard I/O	17	VIO		~	LCD0.5			
PB4.8/ETM3	Standard I/O / ETM	16	VIO		~	LCD0.4			
PB4.9/ETM2	Standard I/O / ETM	15	VIO		~	LCD0.3			
PB4.10/ ETM1	Standard I/O / ETM	14	VIO		~	LCD0.2			
PB4.11/ ETM0	Standard I/O / ETM	13	VIO		~	LCD0.1			
PB4.12/ TRACECLK	Standard I/O / ETM	12	VIO		~	LCD0.0			

Table 6.2. Pin Definitions and Alternate Functions for SiM3L1x6 (Continued)



6.3. SiM3L1x4 Pin Definitions




Figure 6.4. SiM3L1x4-GM Pinout



Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
VSS	Ground	9 25						
VSSDC	Ground (DC-DC)	9						
VIO	Power (I/O)	5						
VIORF / VDRV	Power (RF I/O)	6						
VBAT / VBATDC		7						
VDC		10						
IND	DC-DC Inductor	8						
RESET	Active-low Reset	35						
SWCLK	Serial Wire	4						
SWDIO	Serial Wire	3						
RTC1	RTC Oscillator Input	34						
RTC2	RTC Oscillator Output	33						
PB0.0	Standard I/O	2	VIO	XBR0	~	~	INT0.0 WAKE.0	ADC0.20 VREF CMP0P.0
PB0.1	Standard I/O	1	VIO	XBR0	~	~	INT0.1 WAKE.2	ADC0.22 CMP0N.0 CMP1P.0 XTAL2

 Table 6.3. Pin Definitions and Alternate Functions for SiM3L1x4



Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB3.6	Standard I/O	14	VIO	XBR0	\checkmark		INT1.14	ADC0.13
PB3.7	Standard I/O	13	VIO	XBR0	\checkmark		INT1.15	ADC0.14
PB3.8	Standard I/O	12	VIO		~			ADC0.15
PB3.9	Standard I/O	11	VIO		\checkmark			ADC0.16

Table 6.3. Pin Definitions and Alternate Functions for SiM3L1x4 (Continued)








Figure 6.5. TQFP-80 Package Drawing



Dimension	Min	Nominal	Max				
A	_	1 – 1	1.20				
A1	0.05	—	0.15				
A2	0.95	1.00	1.05				
b	0.17	0.20	0.27				
С	0.09	—	0.20				
D		14.00 BSC					
D1		12.00 BSC					
е		0.50 BSC					
E		14.00 BSC					
E1		12.00 BSC					
L	0.45	0.60	0.75				
L1		1.00 Ref					
Θ	0°	3.5°	7°				
aaa		0.20					
bbb		0.20					
CCC		0.08					
ddd		0.08					
eee	0.05						

Table 6.4. TQFP-80 Package Dimensions


1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This package outline conforms to JEDEC MS-026, variant ADD.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.







Dimension	mm
C1	5.90
C2	5.90
E	0.50
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65
Notes:	

Table 6.11. QFN-40 Landing Diagram Dimensions

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a

Fabrication Allowance of 0.05 mm.

