

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 23x10/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3l146-c-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Related Documents and Conventions

1.1. Related Documents

This data sheet accompanies several documents to provide the complete description of the SiM3L1xx devices.

1.1.1. SiM3L1xx Reference Manual

The Silicon Laboratories SiM3L1xx Reference Manual provides the detailed description for each peripheral on the SiM3L1xx devices.

1.1.2. Hardware Access Layer (HAL) API Description

The Silicon Laboratories Hardware Access Layer (HAL) API provides C-language functions to modify and read each bit in the SiM3L1xx devices. This description can be found in the SiM3xxxx HAL API Reference Manual.

1.1.3. ARM Cortex-M3 Reference Manual

The ARM-specific features like the Nested Vectored Interrupt Controller are described in the ARM Cortex-M3 reference documentation. The online reference manual can be found here:

http://infocenter.arm.com/help/topic/com.arm.doc.subset.cortexm.m3/index.html#cortexm3.

1.2. Conventions

The block diagrams in this document use the following formatting conventions:




Figure 1.1. Block Diagram Conventions






Figure 2.3. Connection Diagram with External Radio Device

Figure 2.4 shows a typical connection diagram for the power pins of the SiM3L1xx devices when the dc-dc buck converter is used and the I/O are powered separately.




Figure 2.4. Connection Diagram with DC-DC Converter Used and I/O Powered Separately



Table 3.5. On-Chip Regulators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DC-DC Buck Converter				1	1	1
Input Voltage Range	V _{DCIN}		1.8		3.8	V
Input Supply to Output Voltage Differ- ential (for regulation)	V _{DCREG}		0.45	_	_	V
Output Voltage Range	V _{DCOUT}		1.25	—	3.8	V
Output Voltage Accuracy	V _{DCACC}		_	±25	_	mV
Output Current	IDCOUT		_	—	90	mA
Inductor Value ¹	L _{DC}		0.47	0.56	0.68	μH
Inductor Current Rating	I _{LDC}	I _{load} < 50 mA	450			mA
		I _{load} > 50 mA	550		_	mA
Output Capacitor Value	C _{DCOUT}		1	2.2	10	μF
Input Capacitor Value ²	C _{DCIN}		_	4.7		μF
Load Regulation	R _{load}			0.03		mV/mA
Maximum DC Load Current During Startup	I _{DCMAX}		_	—	5	mA
Switching Clock Frequency	F _{DCCLK}		1.9	2.9	3.8	MHz
Local Oscillator Frequency	F _{DCOSC}		2.4	2.9	3.4	MHz
LDO Regulators				1	1	
Input Voltage Range ³	V _{LDOIN}	Sourced from VBAT	1.8		3.8	V
		Sourced from VDC	1.9		3.8	V
Output Voltage Range ⁴	V _{LDO}		0.8	_	1.9	V
LDO Output Voltage Accuracy	V _{LDOACC}		_	±25	_	mV
Output Settings in PM8 (All LDOs)	V _{LDO}	$1.8 \text{ V} \leq \text{V}_{\text{BAT}} \leq 2.9 \text{ V}$		V		
		1.95 V <u><</u> V _{BAT} <u>≤</u> 3.5 V		1.8		
		2.0 V ≤ V _{BAT} ≤ 3.8 V		1.9		

Notes:

1. See reference manual for recommended inductors.

- 2. Recommended: X7R or X5R ceramic capacitors with low ESR. Example: Murata GRM21BR71C225K with ESR < 10 $m\Omega$ (@ frequency > 1 MHz).
- Input voltage specification accounts for the internal LDO dropout voltage under the maximum load condition to ensure that the LDO output voltage will remain at a valid level as long as V_{LDOIN} is at or above the specified minimum.
- 4. The memory LDO output should always be set equal to or lower than the output of the analog LDO. When lowering both LDOs (for example to go into PM8 under low supply conditions), first adjust the memory LDO and then the analog LDO. When raising the output of both LDOs, adjust the analog LDO before adjusting the memory LDO.
- 5. Output range represents the programmable output range, and does not reflect the minimum voltage under all conditions. Dropout when the input supply is close to the output setting is normal, and accounted for.
- 6. Analog peripheral specifications assume a 1.8 V output on the analog LDO.



Table 3.9. SAR ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Supply Voltage Requirements	V _{ADC}	High Speed Mode	2.2		3.8	V
(VBAT)		Low Power Mode	1.8		3.8	V
Throughput Rate	f _S	12 Bit Mode			250	ksps
(High Speed Mode)		10 Bit Mode			1	Msps
Throughput Rate	f _S	12 Bit Mode			62.5	ksps
(Low Power Mode)		10 Bit Mode			250	ksps
Tracking Time	t _{TRK}	High Speed Mode	230			ns
		Low Power Mode	450			ns
SAR Clock Frequency	f _{SAR}	High Speed Mode			16.24	MHz
		Low Power Mode			4	MHz
Conversion Time	t _{CNV}	10-Bit Conversion, SAR Clock = 16 MHz, APB Clock = 40 MHz		ns		
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF
		Gain = 0.5		2.5		pF
Input Pin Capacitance	C _{IN}	High Quality Inputs		18	—	pF
		Normal Inputs		20	—	pF
Input Mux Impedance	R _{MUX}	High Quality Inputs		300	—	Ω
		Normal Inputs		550	_	Ω
Voltage Reference Range	V _{REF}		1		V _{BAT}	V
Input Voltage Range*	V _{IN}	Gain = 1	0		V _{REF}	V
		Gain = 0.5	0	_	$2 \mathrm{x} \mathrm{V}_{\mathrm{REF}}$	V
Power Supply Rejection Ratio	PSRR _{ADC}		_	70	—	dB
DC Performance						
Integral Nonlinearity	INL	12 Bit Mode	—	±1	±1.9	LSB
		10 Bit Mode		±0.2	±0.5	LSB
Differential Nonlinearity	DNL	12 Bit Mode	-1	±0.7	1.8	LSB
(Guaranteed Monotonic)		10 Bit Mode		±0.2	±0.5	LSB
Offset Error (using VREFGND)	E _{OFF}	12 Bit Mode, VREF = 2.4 V	-2	0	2	LSB
		10 Bit Mode, VREF = 2.4 V	-1	0	1	LSB



Table 3.9. SAR ADC (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit						
Offset Temperature Coefficient	TC _{OFF}			0.004		LSB/°C						
Slope Error	E _M		-0.07	-0.02	0.02	%						
Dynamic Performance (10 kHz Sine Wave Input 1dB below full scale, Max throughput)												
Signal-to-Noise	SNR	12 Bit Mode	62	66		dB						
		10 Bit Mode	58	60		dB						
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	62	66		dB						
		10 Bit Mode	58	60	_	dB						
Total Harmonic Distortion (Up to	THD	12 Bit Mode		78	_	dB						
5th Harmonic)		10 Bit Mode		77	_	dB						
Spurious-Free Dynamic Range	SFDR	12 Bit Mode		-79		dB						
		10 Bit Mode	_	-74		dB						
*Note: Absolute input pin voltage is lir	nited by the lo	wer of the supply at VBAT and VIC	D.									



Table 3.14. Comparator (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive Hysteresis	HYS _{CP+}	CMPHYP = 00		1.37		mV
Mode 3 (CPMD = 11)		CMPHYP = 01	_	3.8	—	mV
		CMPHYP = 10		7.8		mV
		CMPHYP = 11		15.6		mV
Negative Hysteresis	HYS _{CP-}	CMPHYN = 00		1.37		mV
Mode 3 (CPMD = 11)		CMPHYN = 01		-3.9		mV
		CMPHYN = 10		-7.9		mV
		CMPHYN = 11		-16		mV
Input Range (CP+ or CP–)	V _{IN}		-0.25		V _{BAT} + 0.25	V
Input Pin Capacitance	C _{CP}			7.5		pF
Common-Mode Rejection Ratio	CMRR _{CP}			75		dB
Power Supply Rejection Ratio	PSRR _{CP}			72		dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	—	µV/°C
Reference DAC Resolution	N _{Bits}			6		bits

Table 3.15. LCD0

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Charge Pump Output Voltage Error	V _{CPERR}			±50	_	mV
LCD Clock Frequency	F _{LCD}		16		33	kHz



4. Precision32[™] SiM3L1xx System Overview

The SiM3L1xx Precision32[™] devices are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below. Refer to Table 5.1 for specific product feature selection and part ordering numbers.

- Core:
 - 32-bit ARM Cortex-M3 CPU.
 - 50 MHz maximum operating frequency.
 - Branch target cache and prefetch buffers to minimize wait states.
- Memory: 32–256 kB flash; in-system programmable, 8–32 kB SRAM configurable to retention mode in 4 kB blocks. Blocks configured to retention mode preserve state in the low power PM8 mode.
- Power:
 - Three adjustable low drop-out (LDO) regulators.
 - DC-DC buck converter allows dynamic voltage scaling for maximum efficiency (250 mW output).
 - Power-on reset circuit and brownout detectors.
 - Power Management Unit (PMU).
 - Specialized charge pump reduces power consumption in low power modes.
 - Process/Voltage/Temperature (PVT) Monitor.
 - Register state retention in lowest power mode.
- I/O: Up to 62 contiguous 5 V tolerant I/O pins and one flexible peripheral crossbar.
- Clock Sources:
 - Internal oscillator with PLL: 23-50 MHz with ± 1.5% accuracy in free-running mode.
 - Low-power internal oscillator: 20 MHz.
 - Low-frequency internal oscillator: 16.4 kHz.
 - External RTC crystal oscillator: 32.768 kHz.
 - External oscillator: Crystal, RC, C, CMOS clock.

■ Integrated LCD Controller (4x40).

- Data Peripherals:
 - 10-Channel DMA Controller.
 - 3 x Data Transfer Managers.
 - 128/192/256-bit Hardware AES Encryption.
 - CRC with programmable 16-bit polynomial, one 32-bit polynomial, and bus snooping capability.
 - Encoder / Decoder.

Timers/Counters:

- 3 x 32-bit Timers.
- 1 x Enhanced Programmable Counter Array (EPCA).
- Real Time Clock (RTC0).
- Low Power Timer.
- Watchdog Timer.
- Low Power Mode Advanced Capture Counter (ACCTR).

Communications Peripherals:

- 1 x USART with IrDA and ISO7816 SmartCard support.
- 1 x UART that operates in low power mode (PM8).
- 2 x SPIs.
- 1 x l2C.
- Analog:
 - 1 x 12-Bit Analog-to-Digital Converter (SARADC).
 - 1 x 10-Bit Digital-to-Analog Converter (IDAC).
 - 2 x Low-Current Comparators (CMP).

On-Chip Debugging

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillators, the SiM3L1xx devices are truly stand-alone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. User firmware has complete control of all



4.1. Power

The SiM3L1xx devices include a dc-dc buck converter that can take an input from 1.8–3.8 V and create an output from 1.25–3.8 V. In addition, SiM3L1xx devices include three low dropout regulators as part of the LDO0 module: one LDO powers the analog subsystems, one LDO powers the flash and SRAM memory at 1.8 V, and one LDO powers the digital and core circuitry. Each of these regulators can be independently powered from the dc-dc converter or directly from the battery voltage, and their outputs are adjustable to conserve system power. SiM3L1xx devices also include a low power charge pump in the PMU module for use in low power modes (PM8) to further reduce the power consumption of the device.

Figure 4.2 shows the power system configuration of these devices.




Figure 4.2. SiM3L1xx Power

4.1.1. DC-DC Buck Converter (DCDC0)

SiM3L1xx devices include an on-chip step-down dc-dc converter to efficiently utilize the energy stored in the battery, thus extending the operational life time. The dc-dc converter is a switching buck converter with a programmable output voltage that should be at least 0.45 V lower than the input battery voltage; if this criteria is not met and the converter can no longer operate, the output of the dc-dc converter automatically connects to the battery. The dc-dc converter can supply up to 100 mA and can be used to power the MCU and/or external devices in the system.

The dc-dc converter has a built in voltage reference and oscillator and will automatically limit or turn off the switching activity in case the peak inductor current rises beyond a safe limit or the output voltage rises above the programmed target value. This allows the dc-dc converter output to be safely overdriven by a secondary power source (when available) in order to preserve battery life. When enabled, the dc-dc converter can source current into the output capacitor, but cannot sink current.

The dc-dc converter includes the following features:

- Efficiently utilizes the energy stored in a battery, extending its operational lifetime.
- Input range: 1.8 to 3.8 V.
- Output range: 1.25 to 3.8 V in 50 mV (1.25–1.8 V) or 100 mV (1.8–3.8 V) steps.
- Supplies up to 100 mA.
- Includes a voltage reference and an oscillator.



4.1.5.2. Power Mode 1 and Power Mode 5

Power Mode 1 and Power Mode 5 are fully operational modes with code executing from RAM. PM5 is the same as PM1, but with the clocks operating at a lower speed. This enables power to be conserved by reducing the LDO regulator outputs. Compared with the corresponding flash operational mode (Normal or PM4), the active power consumption of the device in these modes is reduced. Additionally, at higher speeds in PM1, the core throughput can also be increased because RAMdoesnot require additional wait states that reduce the instruction fetch speed.

4.1.5.3. Power Mode 2 and Power Mode 6

In Power Mode 2 and Power Mode 6, the core halts and the peripherals continue to run at the selected clock speed. PM6 is the same as PM2, but with the clocks operating at a lower speed. This enables power to be conserved by reducing the LDO regulator outputs. To place the device in PM2 or PM6, the core should execute a wait-for-interrupt (WFI) or wait-for-event (WFE) instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM2 or PM6 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Syncronization Barrier) operation prior to the WFI to ensure all bus accesses complete. When operating from the LFOSCO, PM6 can achieve similar power consumption to PM3, but with faster wake times and the ability to wake on any interrupt.

4.1.5.4. Power Mode 3

In Power Mode 3 the core and peripheral clocks are halted. The available sources to wake from PM3 are controlled by the Power Management Unit (PMU). A special Fast Wake option allows the core to wake faster by keeping the LFOSC0 or RTC0 clock active. Because the current consumption of these blocks is minimal, it is recommended to use the fast wake option.

Before entering PM3, the DMA controller should be disabled, and the desired wake source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the CLKCTRL0_CONFIG register should be cleared to indicate that PM3 is the desired power mode. For fast wake, the core clocks (AHB and APB) should be configured to run from the LPOSC, and the PM3 Fast wake option and clock source should be selected in the PM3CN register.

The device will enter PM3 on a WFI or WFE instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM3 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.

4.1.5.5. Power Mode 8

In Power Mode 8, the core and most peripherals are completely powered down, but all registers and selected RAM blocks retain their state. The LDO regulators are disabled, so all active circuitry operates directly from VBAT. Alternatively, the PMU has a specialized VBAT-divided-by-2 charge pump that can power some internal modules while in PM8 to save power. The fully operational functions in this mode are: LPTIMER0, RTC0, UART0 running from RTC0TCLK, PMU Pin Wake, the advanced capture counter, and the LCD controller.

This mode provides the lowest power consumption for the device, but requires an appropriate wake up source or reset to exit. The available wake up or reset sources to wake from PM8 are controlled by the Power Management Unit (PMU). The available wake up sources are: Low Power Timer (LPTIMER0), RTC0 (alarms and oscillator failure notification), Comparator 0 (CMP0), advanced capture counter (ACCTR0), LCD VBAT monitor (LCD0), UART0, low power mode charge pump failure, and PMU Pin Wake. The available reset sources are: RESET pin, VBAT supply monitor, Comparator 0, Comparator 1, low power mode charge pump failure, RTC0 oscillator failure, or a PMU wake event.

Before entering PM8, the desired wake source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the CLKCTRL0_CONFIG register should be set to indicate that PM8 is the desired power mode.

The device will enter PM8 on a WFI or WFE instruction, and remain in PM8 until a reset configured by the PMU occurs. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.



4.2. I/O

4.2.1. General Features

The SiM3L1xx ports have the following features:

- 5 V tolerant.
- Push-pull or open-drain output modes to the VIO or VIORF voltage level.
- Analog or digital modes.
- Option for high or low output drive strength.
- Port Match allows the device to recognize a change on a port pin value.
- Internal pull-up resistors are enabled or disabled on a port-by-port basis.
- Two external interrupts with up to 16 inputs each provide monitoring capability for external signals.
- Internal Pulse Generator Timer (PB0 only) to generate simple square waves and pulses.

4.2.2. Crossbar

The SiM3L1xx devices have one crossbar with the following features:


- Flexible peripheral assignment to port pins.
- Pins can be individually skipped to move peripherals as needed for design or layout considerations.


The crossbar has a fixed priority for each I/O function and assigns these functions to the port pins. When a digital resource is selected, the least-significant unassigned port pin is assigned to that resource. If a port pin is assigned, the crossbar skips that pin when assigning the next selected resource. Additionally, the crossbar will skip port pins whose associated bits in the PBSKIPEN registers are set. This provides flexibility when designing a system: pins involved with sensitive analog measurements can be moved away from digital I/O, and peripherals can be moved around the chip as needed to ease layout constraints.



6. Pin Definitions

6.1. SiM3L1x7 Pin Definitions







Pin Name	Туре	Pin Numbers (TQFP-80)	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB0.0	Standard I/O	4	VIO	V	1		~	INT0.0 WAKE.0	ADC0.20 VREF CMP0P.0
PB0.1	Standard I/O	3	VIO	~	1		1	INT0.1 WAKE.1	ADC0.21 VREFGND CMP0N.0
PB0.2	Standard I/O	2	VIO	~	~		~	INT0.2 WAKE.2	ADC0.22 CMP1P.0 XTAL2
PB0.3	Standard I/O	1	VIO	~	~		~	INT0.3 WAKE.3	ADC0.23 CMP1N.0 XTAL1
PB0.4	Standard I/O	80	VIO	~	~		~	INT0.4 WAKE.4	ADC0.0 CMP0P.1 IDAC0
PB0.5	Standard I/O	79	VIO	~	~		~	INT0.5 WAKE.5 ACCTR0_STOP0	ACCTR0_IN0
PB0.6	Standard I/O	78	VIO	V	~		~	INT0.6 WAKE.6 ACCTR0_STOP1	ACCTR0_IN1
PB0.7	Standard I/O	77	VIO	~	~		~	INT0.7 WAKE.7	ACCTR0_LCIN0
PB0.8	Standard I/O	76	VIO	~	\checkmark		~	LPT0T0 LPT0OUT0 INT0.8 WAKE.8	ACCTR0_LCIN1

Table 6.1. Pin Definitions and Alternate Functions for SiM3L1x7 (Continued)



			1					Γ	
Pin Name	Туре	Pin Numbers (TQFP-80)	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB1.8	Standard I/O	58	VIO	\checkmark	\checkmark	LCD0.31			CMP0P.3
PB1.9	Standard I/O	57	VIO	\checkmark	\checkmark	LCD0.30			CMP0N.3
PB1.10	Standard I/O	56	VIO	\checkmark	\checkmark	LCD0.29			CMP1P.3
PB1.11	Standard I/O	55	VIO	\checkmark	\checkmark	LCD0.28			CMP1N.3
PB2.0	Standard I/O	54	VIORF	~	~			LPT0T8 INT1.0 WAKE.12 SPI1_CTS	ADC0.8 CMP0P.4
PB2.1	Standard I/O	53	VIORF	~	~			LPT0T9 INT1.1 WAKE.13 VIORFCLK	ADC0.9 CMP0N.4
PB2.4	Standard I/O	51	VIORF	~	~			LPT0T12 INT1.4 SPI1_SCLK	ADC0.10 CMP0P.5
PB2.5	Standard I/O	50	VIORF	~	~			LPT0T13 INT1.5 SPI1_MISO	ADC0.11 CMP0N.5
PB2.6	Standard I/O	49	VIORF	~	~			LPT0T14 INT1.6 SPI1_MOSI	ADC0.12 CMP1P.5
PB2.7	Standard I/O	48	VIORF	\checkmark	\checkmark			INT1.7 SPI1_NSS	ADC0.13 CMP1N.5
PB3.0	Standard I/O	47	VIO	\checkmark	\checkmark	LCD0.27		INT1.8	ADC0.14
PB3.1	Standard I/O	46	VIO	\checkmark	\checkmark	LCD0.26		INT1.9	ADC0.15
PB3.2	Standard I/O	45	VIO	\checkmark	\checkmark	LCD0.25		INT1.10	ADC0.16
PB3.3	Standard I/O	44	VIO	\checkmark	~	LCD0.24		INT1.11	ADC0.17

Table 6.1. Pin Definitions and Alternate Functions for SiM3L1x7 (Continued)



6.2. SiM3L1x6 Pin Definitions




Figure 6.2. SiM3L1x6-GQ Pinout



Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions			
VSS	Ground	10 41										
VSSDC	Ground (DC-DC)	10										
VIO	Power (I/O)	6										
VIORF / VDRV	Power (RF I/O)	7										
VBAT / VBATDC		8										
VDC		11										
VLCD	Power (LCD Charge Pump)	54										
IND	DC-DC Inductor	9										
RESET	Active-low Reset	57										
SWCLK	Serial Wire	5										
SWDIO	Serial Wire	4										
RTC1	RTC Oscillator Input	56										
RTC2	RTC Oscillator Output	55										
PB0.0	Standard I/O	3	VIO	XBR 0	~		V	INT0.0 WAKE.0	ADC0.20 VREF CMP0P.0			
PB0.1	Standard I/O	2	VIO	XBR 0	V		~	INT0.1 WAKE.2	ADC0.22 CMP0N.0 CMP1P.0 XTAL2			

 Table 6.2. Pin Definitions and Alternate Functions for SiM3L1x6



Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions	
PB1.1	Standard I/O	52	VIO	XBR 0	~	LCD0.30		LPT0T5 INT0.13 ACCTR0_LCBIAS1	CMP0N.2	
PB1.2	Standard I/O	51	VIO	XBR 0	~	LCD0.29		LPT0T6 INT0.14 UART0_TX	CMP1P.2	
PB1.3	Standard I/O	50	VIO	XBR 0	~	LCD0.28		LPT0T7 INT0.15 UART0_RX	CMP1N.2	
PB1.4	Standard I/O	49	VIO	XBR 0	~	LCD0.27		ACCTR0_DBG0	ADC0.3	
PB1.5	Standard I/O	48	VIO	XBR 0	~	LCD0.26		ACCTR0_DBG1	ADC0.4	
PB1.6	Standard I/O	47	VIO	XBR 0	V	LCD0.25		RTC0TCLK_OUT	ADC0.5	
PB1.7	Standard I/O	46	VIO	XBR 0	~	LCD0.24			CMP0P.3	
PB1.8	Standard I/O	45	VIO	XBR 0	~	LCD0.23			CMP0N.3	
PB1.9	Standard I/O	44	VIO	XBR 0	~	LCD0.22			CMP1P.3	
PB1.10	Standard I/O	43	VIO	XBR 0	~	LCD0.21			CMP1N.3	
PB2.0	Standard I/O	42	VIOR F	XBR 0	~			LPT0T8 INT1.0 WAKE.12 SPI1_CTS	ADC0.6 CMP0P.4	
PB2.4	Standard I/O	40	VIOR F	XBR 0	V			LPT0T12 INT1.4 SPI1_SCLK	ADC0.7 CMP0P.5	

Table 6.2. Pin Definitions and Alternate Functions for SiM3L1x6 (Continued)



r			1					· ····,
Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB2.1	Standard I/O	28	VIORF	XBR0	~		LPT0T9 INT1.1 WAKE.13 VIORFCLK	ADC0.3 CMP0N.4
PB2.2	Standard I/O	27	VIORF	XBR0	~		LPT0T10 INT1.2 WAKE.14	ADC0.4 CMP1P.4
PB2.3	Standard I/O	26	VIORF	XBR0	\checkmark		LPT0T11 INT1.3 WAKE.15	ADC0.5 CMP1N.4
PB2.4	Standard I/O	24	VIORF	XBR0	~		LPT0T12 INT1.4 SPI1_SCLK	ADC0.6 CMP0P.5
PB2.5	Standard I/O	23	VIORF	XBR0	~		LPT0T13 INT1.5 SPI1_MISO	ADC0.7 CMP0N.5
PB2.6	Standard I/O	22	VIORF	XBR0	~		LPT0T14 INT1.6 SPI1_MOSI	ADC0.8 CMP1P.5
PB2.7	Standard I/O	21	VIORF	XBR0	~		INT1.7 SPI1_NSS	ADC0.9 CMP1N.5
PB3.0	Standard I/O	20	VIO	XBR0	\checkmark		INT1.8	CMP0N.7
PB3.1	Standard I/O	19	VIO	XBR0	\checkmark		INT1.9	CMP1P.7
PB3.2	Standard I/O	18	VIO	XBR0	\checkmark		INT1.10	CMP1N.7
PB3.3	Standard I/O	17	VIO	XBR0	\checkmark		INT1.11	ADC0.10
PB3.4	Standard I/O	16	VIO	XBR0	\checkmark		INT1.12	ADC0.11
PB3.5	Standard I/O	15	VIO	XBR0	\checkmark		INT1.13	ADC0.12

Table 6.3. Pin Definitions and Alternate Functions for SiM3L1x4 (Continued)








Figure 6.5. TQFP-80 Package Drawing



6.5.1. QFN-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

6.5.2. QFN-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.0 mm square openings on a 1.5 mm pitch should be used for the center ground pad.

6.5.3. QFN-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 0.5 to Revision 1.0

- Updated Electrical Specifications Tables with latest characterization data and production test limits.
- Added missing signal ACCTR0_LCPUL1 to Table 6.2, "Pin Definitions and Alternate Functions for SiM3L1x6," on page 64.
- Removed ACCTR0_LCIN1 and ACCTR0_STOP0/1 signals from Table 6.3, "Pin Definitions and Alternate Functions for SiM3L1x4," on page 70.
- Updated Figure 6.8, "TFBGA-80 Package Drawing," on page 79.

Revision 1.0 to Revision 1.1

■ Removed all references to BGA-80 and the parts SiM3L167-C-GL and SiM3L157-C-GL.

