# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	28
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 20x10/12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/sim3l164-c-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Table 3.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current	-		1	+	<u> </u>	
Normal Mode <sup>1,2,3,4</sup> —Full speed with code executing from flash,	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	_	17.5	18.9	mA
peripheral clocks UN		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	—	6.7	7.2	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	—	1.15	1.4	mA
Normal Mode <sup>1,2,3,4</sup> —Full speed with code executing from flash,	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz	—	13.3	14.5	mA
peripheral clocks OFF		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz	_	5.4	5.9	mA
		F <sub>AHB</sub> = 2.5 MHz, F <sub>APB</sub> = 1.25 MHz	_	980	1.2	μA
Normal Mode <sup>1,2,3,4</sup> —Full speed with code executing from flash, LDOs powered by dc-dc at 1.9 V,	I <sub>BAT</sub>	F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz V <sub>BAT</sub> = 3.3 V	_	9.7		mA
periprieral clocks OFF		F <sub>AHB</sub> = 49 MHz, F <sub>APB</sub> = 24.5 MHz V <sub>BAT</sub> = 3.8 V		8.65		mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz V <sub>BAT</sub> = 3.3 V		4.15	_	mA
		F <sub>AHB</sub> = 20 MHz, F <sub>APB</sub> = 10 MHz V <sub>BAT</sub> = 3.8 V		3.9		mA

#### Notes:

1. Currents are additive. For example, where I<sub>BAT</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

2. Includes all peripherals that cannot have clocks gated in the Clock Control module.

- 3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (<20 MHz) supply current.
- **4.** Internal Digital and Memory LDOs scaled to optimal output voltage.
- 5. Flash AHB clock turned off.
- 6. Running from internal LFO, Includes LFO supply current.
- 7. LCD0 current does not include switching currents for external load.
- 8. IDAC output current not included.
- 9. Does not include LC tank circuit.
- Does not include digital drive current or pullup current for active port I/O. Unloaded I<sub>VIO</sub> is included in all I<sub>BAT</sub> PM8 production test measurements.



## Table 3.2. Power Consumption (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SARADC0	ISARADC	Sampling at 1 Msps, Internal VREF used	_	1.2	1.6	mA
		Sampling at 250 ksps, lowest power mode settings.		390	540	μA
Temperature Sensor	I <sub>TSENSE</sub>		-	75	110	μA
Internal SAR Reference	I <sub>REFFS</sub>	Normal Power Mode	_	680	—	μΑ
		Normal Power Mode	_	160	—	μA
VREF0	I <sub>REFP</sub>			80	_	μA
Comparator 0 (CMP0),	I <sub>CMP</sub>	CMPMD = 11	-	0.5	2	μA
Comparator 1 (CMP1)		CMPMD = 10	-	3	8	μA
		CMPMD = 01	-	10	16	μA
	1	CMPMD = 00		25	42	μA
IDAC0 <sup>8</sup>	I <sub>IDAC</sub>			70	100	μA
Voltage Supply Monitor (VMON0)	I <sub>VMON</sub>		<u> </u>	10	22	μA
Flash Current on VBAT	<u> </u>					<u>.</u>
Write Operation	I <sub>FLASH-W</sub>		-	_	8	mA
Erase Operation	I <sub>FLASH-E</sub>		-	-	15	mA
Notes:	- <b>-</b>					

1. Currents are additive. For example, where  $I_{BAT}$  is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

- 2. Includes all peripherals that cannot have clocks gated in the Clock Control module.
- 3. Includes LDO and PLL0OSC (>20 MHz) or LPOSC0 (<20 MHz) supply current.
- 4. Internal Digital and Memory LDOs scaled to optimal output voltage.
- 5. Flash AHB clock turned off.
- 6. Running from internal LFO, Includes LFO supply current.
- 7. LCD0 current does not include switching currents for external load.
- 8. IDAC output current not included.
- 9. Does not include LC tank circuit.
- 10. Does not include digital drive current or pullup current for active port I/O. Unloaded IVIO is included in all IBAT PM8 production test measurements.



# Table 3.3. Power Mode Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Power Mode 2 or 6 Wake Time	t <sub>PM2</sub>		4	—	5	clocks			
Power Mode 3 Fast Wake Time (using LFO as clock source)	t <sub>PM3FW</sub>			425		μs			
Power Mode 8 Wake Time	t <sub>PM8</sub>		—	3.8	—	μs			
<ul> <li>Notes:</li> <li>1. Wake times are specified as the time from the wake source to the execution phase of the first instruction following WFI. This includes latency to recognize the wake event and fetch the first instruction (assuming wait states = 0).</li> </ul>									

# Table 3.4. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
V <sub>BAT</sub> High Supply Monitor Threshold	V <sub>VBATMH</sub>	Early Warning		2.20	—	V
(VBATHITHEN = 1)		Reset	1.95	2.05	2.1	V
V <sub>BAT</sub> Low Supply Monitor Threshold	V <sub>VBATML</sub>	Early Warning	—	1.85		V
(VBATHITHEN = 0)		Reset	1.70	1.75	1.77	V
Power-On Reset (POR) Threshold	V <sub>POR</sub>	Rising Voltage on $V_{BAT}$		1.4	—	V
		Falling Voltage on V <sub>BAT</sub>	0.8	1	1.3	V
V <sub>BAT</sub> Ramp Time	t <sub>RMP</sub>	Time to V <sub>BAT</sub> ≥ 1.8 V	10		3000	μs
Reset Delay from POR	t <sub>POR</sub>	Relative to V <sub>BAT</sub> ≥ V <sub>POR</sub>	3		100	ms
Reset Delay from non-POR source	t <sub>RST</sub>	Time between release of reset source and code execution	—	10		μs
RESET Low Time to Generate Reset	t <sub>RSTL</sub>		50			ns
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>AHB</sub> > 1 MHz		0.5	1.5	ms
Missing Clock Detector Trigger Frequency	F <sub>MCD</sub>		—	2.5	10	kHz
V <sub>BAT</sub> Supply Monitor Turn-On Time	t <sub>MON</sub>		_	2	_	μs



Table 3.11. ACCTR (Advanced Capture Counter)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
LC Comparator Response Time,	t <sub>RESP0</sub>	+100 mV Differential	_	100		ns
CMPMD = 11 (Highest Speed)		-100 mV Differential		150		ns
LC Comparator Response Time,	t <sub>RESP3</sub>	+100 mV Differential		1.4		μs
CMPMD = 00 (Lowest Power)		-100 mV Differential		3.5		μs
LC Comparator Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00		0.37		mV
Mode 0 (CPMD = 11)		CMPHYP = 01	_	7.9		mV
		CMPHYP = 10	_	16.7		mV
		CMPHYP = 11	_	32.8		mV
LC Comparator Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00	_	0.37		mV
Mode 0 (CPMD = 11)		CMPHYN = 01	_	-7.9		mV
		CMPHYN = 10	_	-16.1		mV
		CMPHYN = 11		-32.7		mV
LC Comparator Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	0.47		mV
Mode 1 (CPMD = 10)		CMPHYP = 01		5.85		mV
		CMPHYP = 10	_	12		mV
		CMPHYP = 11	_	24.4		mV
LC Comparator Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00	_	0.47		mV
Mode 1 (CPMD = 10)		CMPHYN = 01	_	-6.0		mV
		CMPHYN = 10		-12.1		mV
		CMPHYN = 11		-24.6		mV
LC Comparator Positive Hysteresis	HYS <sub>CP+</sub>	CMPHYP = 00	_	0.66		mV
Mode 2 (CPMD = 01)		CMPHYP = 01		4.55		mV
		CMPHYP = 10	_	9.3		mV
		CMPHYP = 11	_	19		mV
LC Comparator Negative Hysteresis	HYS <sub>CP-</sub>	CMPHYN = 00		0.6		mV
Mode 2 (CPMD = 01)		CMPHYN = 01	_	-4.5		mV
		CMPHYN = 10	_	-9.5		mV
		CMPHYN = 11	_	-19		mV



Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Referen	ce				1	1
Output Voltage	V <sub>REFFS</sub>	−40 to +85 °C, V <sub>BAT</sub> = 1.8−3.8 V	1.6	1.65	1.7	V
Temperature Coefficient	TC <sub>REFFS</sub>		_	50		ppm/°C
Turn-on Time	t <sub>REFFS</sub>		—	_	1.5	μs
Power Supply Rejection	PSRR <sub>REFFS</sub>		_	400	—	ppm/V
Internal Precision Reference	·					
Valid Supply Range	V <sub>BAT</sub>	VREF2X = 0	1.8		3.8	V
valid Supply Range		VREF2X = 1	2.7		3.8	V
	V <sub>REFP</sub>	25 °C ambient, VREF2X = 0	1.17	1.2	1.23	V
Output voltage		25 °C ambient, VREF2X = 1	2.35	2.4	2.45	V
Short-Circuit Current	I <sub>SC</sub>		_	_	10	mA
Temperature Coefficient	TC <sub>VREFP</sub>		_	35	_	ppm/°C
Load Regulation	LR <sub>VREFP</sub>	Load = 0 to 200 µA to VREFGND	—	4.5	—	ppm/µA
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 µA to VREFGND	0.1	_	—	μF
Turn-on Time	t <sub>VREFPON</sub>	4.7 μF tantalum, 0.1 μF ceramic bypass	_	3.8	—	ms
		0.1 µF ceramic bypass	_	200	_	μs
Power Supply Rejection	PSRR <sub>VREFP</sub>	VREF2X = 0	_	320	—	ppm/V
		VREF2X = 1	_	560	—	ppm/V
External Reference						
Input Current	I <sub>EXTREF</sub>	Sample Rate = 250 ksps; VREF = 3.0 V		5.25	_	μA

Table 3.12. Ve	oltage Reference	Electrical	Characteristics
----------------	------------------	------------	-----------------

# Table 3.13. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	—	760	—	mV
Offset Error*	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	—	±14	—	mV
Slope	М			2.77	—	mV/°C
Slope Error*	E <sub>M</sub>		_	±25	—	µV/°C
Linearity			_	1	—	°C
Turn-on Time				1.8		μs
*Note: Absolute input pin voltage is limited	by the lower	of the supply at VBAT and	VIO.			



# 3.2. Thermal Conditions

# Table 3.17. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Thermal Resistance*	$\theta_{JA}$	TQFP-80 Packages		40		°C/W			
		QFN-64 Packages		25		°C/W			
	TQFP-64 Packages			30		°C/W			
		QFN-40 Packages		30		°C/W			
*Note: Thermal resistance assumes a multi-layer PCB with the exposed pad soldered to a topside PCB pad.									



#### 4.1.5.2. Power Mode 1 and Power Mode 5

Power Mode 1 and Power Mode 5 are fully operational modes with code executing from RAM. PM5 is the same as PM1, but with the clocks operating at a lower speed. This enables power to be conserved by reducing the LDO regulator outputs. Compared with the corresponding flash operational mode (Normal or PM4), the active power consumption of the device in these modes is reduced. Additionally, at higher speeds in PM1, the core throughput can also be increased because RAMdoesnot require additional wait states that reduce the instruction fetch speed.

#### 4.1.5.3. Power Mode 2 and Power Mode 6

In Power Mode 2 and Power Mode 6, the core halts and the peripherals continue to run at the selected clock speed. PM6 is the same as PM2, but with the clocks operating at a lower speed. This enables power to be conserved by reducing the LDO regulator outputs. To place the device in PM2 or PM6, the core should execute a wait-for-interrupt (WFI) or wait-for-event (WFE) instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM2 or PM6 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Syncronization Barrier) operation prior to the WFI to ensure all bus accesses complete. When operating from the LFOSCO, PM6 can achieve similar power consumption to PM3, but with faster wake times and the ability to wake on any interrupt.

#### 4.1.5.4. Power Mode 3

In Power Mode 3 the core and peripheral clocks are halted. The available sources to wake from PM3 are controlled by the Power Management Unit (PMU). A special Fast Wake option allows the core to wake faster by keeping the LFOSC0 or RTC0 clock active. Because the current consumption of these blocks is minimal, it is recommended to use the fast wake option.

Before entering PM3, the DMA controller should be disabled, and the desired wake source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the CLKCTRL0\_CONFIG register should be cleared to indicate that PM3 is the desired power mode. For fast wake, the core clocks (AHB and APB) should be configured to run from the LPOSC, and the PM3 Fast wake option and clock source should be selected in the PM3CN register.

The device will enter PM3 on a WFI or WFE instruction. If the WFI instruction is called from an interrupt service routine, the interrupt that wakes the device from PM3 must be of a sufficient priority to be recognized by the core. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.

#### 4.1.5.5. Power Mode 8

In Power Mode 8, the core and most peripherals are completely powered down, but all registers and selected RAM blocks retain their state. The LDO regulators are disabled, so all active circuitry operates directly from VBAT. Alternatively, the PMU has a specialized VBAT-divided-by-2 charge pump that can power some internal modules while in PM8 to save power. The fully operational functions in this mode are: LPTIMER0, RTC0, UART0 running from RTC0TCLK, PMU Pin Wake, the advanced capture counter, and the LCD controller.

This mode provides the lowest power consumption for the device, but requires an appropriate wake up source or reset to exit. The available wake up or reset sources to wake from PM8 are controlled by the Power Management Unit (PMU). The available wake up sources are: Low Power Timer (LPTIMER0), RTC0 (alarms and oscillator failure notification), Comparator 0 (CMP0), advanced capture counter (ACCTR0), LCD VBAT monitor (LCD0), UART0, low power mode charge pump failure, and PMU Pin Wake. The available reset sources are: RESET pin, VBAT supply monitor, Comparator 0, Comparator 1, low power mode charge pump failure, RTC0 oscillator failure, or a PMU wake event.

Before entering PM8, the desired wake source(s) should be configured in the PMU. The SLEEPDEEP bit in the ARM System Control Register should be set, and the PMSEL bit in the CLKCTRL0\_CONFIG register should be set to indicate that PM8 is the desired power mode.

The device will enter PM8 on a WFI or WFE instruction, and remain in PM8 until a reset configured by the PMU occurs. It is recommended to perform both a DSB (Data Synchronization Barrier) and an ISB (Instruction Synchronization Barrier) operation prior to the WFI to ensure all bus access is complete.



# 4.2. I/O

## 4.2.1. General Features

The SiM3L1xx ports have the following features:

- 5 V tolerant.
- Push-pull or open-drain output modes to the VIO or VIORF voltage level.
- Analog or digital modes.
- Option for high or low output drive strength.
- Port Match allows the device to recognize a change on a port pin value.
- Internal pull-up resistors are enabled or disabled on a port-by-port basis.
- Two external interrupts with up to 16 inputs each provide monitoring capability for external signals.
- Internal Pulse Generator Timer (PB0 only) to generate simple square waves and pulses.

## 4.2.2. Crossbar

The SiM3L1xx devices have one crossbar with the following features:

- Flexible peripheral assignment to port pins.
- Pins can be individually skipped to move peripherals as needed for design or layout considerations.

The crossbar has a fixed priority for each I/O function and assigns these functions to the port pins. When a digital resource is selected, the least-significant unassigned port pin is assigned to that resource. If a port pin is assigned, the crossbar skips that pin when assigning the next selected resource. Additionally, the crossbar will skip port pins whose associated bits in the PBSKIPEN registers are set. This provides flexibility when designing a system: pins involved with sensitive analog measurements can be moved away from digital I/O, and peripherals can be moved around the chip as needed to ease layout constraints.



# 4.6. Counters/Timers

## 4.6.1. 32-bit Timer (TIMER0, TIMER1, TIMER2)

Each timer module is independent, and includes the following features:

- Operation as a single 32-bit or two independent 16-bit timers.
- Clocking options include the APB clock, the APB clock scaled using an 8-bit prescaler, the external oscillator, or falling edges on an external input pin (synchronized to the APB clock).
- Auto-reload functionality in both 32-bit and 16-bit modes.

TIMER0 and TIMER1 have the following features:

- Up/Down count capability, controlled by an external input pin.
- Rising and falling edge capture modes.
- Low or high pulse capture modes.
- Period and duty cycle capture mode.
- Square wave output mode, which is capable of toggling an external pin at a given rate with 50% duty cycle.
- 32- or 16-bit pulse-width modulation mode.

TIMER2 does not support the standard input/output features of TIMER0 and TIMER1. The TIMER2 EX signal is internally connected to the outputs of the PVTOSC0 oscillators. TIMER2 can use any of the counting modes that use EX as an input, including up/down mode, edge capture mode, and pulse capture mode. The TIMER2 CT signal is disconnected.

## 4.6.2. Enhanced Programmable Counter Array (EPCA0)

The Enhanced Programmable Counter Array (EPCA) module is a timer/counter system allowing for complex timing or waveform generation. Multiple modules run from the same main counter, allowing for synchronous output waveforms.

This module includes the following features:

- Three sets of channel pairs (six channels total) capable of generating complementary waveforms.
- Center- and edge-aligned waveform generation.
- Programmable dead times that ensure channel pairs are never active at the same time.
- Programmable clock divisor and multiple options for clock source selection.
- Waveform update scheduling.
- Option to function while the core is inactive.
- Multiple synchronization triggers.
- Pulse-Width Modulation (PWM) waveform generation.



## 4.6.6. Low Power Mode Advanced Capture Counter (ACCTR0)

The SiM3L1xx devices contain a low-power Advanced Capture Counter module that runs from the RTC0 clock domain and can be used with digital inputs, switch topology circuits (reed switches), or with LC resonant circuits. For switch topology circuits, the module charges one or two external lines by pulsing internal pull-up resistors and detecting whether the reed switch is open or closed. For LC resonant circuits, the inputs are periodically energized to produce a dampened sine wave and configurable discriminator circuits detect the resulting decay time-constant.

The advanced capture counter has the following general features:

- Single or differential inputs supporting single, dual, and quadrature modes of operation.
- Variety of interrupt and PM8 wake up sources.
- Provides feedback of the direction history, current and previous states, and condition flags.

The advanced capture counter has the following features for switch circuit topologies:

- Ultra low power input comparators.
- Supports a wide range of pull-up resistor values with a self-calibration engine.
- Asymmetrical integrators for low-pass filtering and switch debounce.
- Two 24-bit counters and two 24-bit digital threshold comparators.
- Supports switch flutter detection.

For LC resonant circuit topologies, the advanced capture counter includes:

- Separate minimum and maximum count registers and polarity, pulse, and toggle controls.
- Zone-based programmable timing.
- Two input comparators with support for a positive side input bias at VIO divided by 2.
- Supports a configurable excitation pulse width based on a 40 MHz oscillator and timer or an external digital stop signal.
- Two 8-bit peak counters that saturate at full scale for detecting the number of LC resonant peaks.
- Two discriminators with programmable thresholds.
- Supports a sample and hold mode for Wheatstone bridges.

All devices in the SiM3L1xx family include the low power mode advanced capture counter (ACCTR0). Table 4.2 lists the supported inputs and outputs for each of the packages.

#### Table 4.2. SiM3L1xx Supported Advanced Capture Counter Inputs and Outputs

Input/Output	SiM3L1x7	SiM3L1x6	SiM3L1x4
ACCTR0_IN0	~	$\checkmark$	$\checkmark$
ACCTR0_IN1	~	$\checkmark$	$\checkmark$
ACCTR0_LCIN0	~	$\checkmark$	
ACCTR0_LCIN1	~	$\checkmark$	$\checkmark$
ACCTR0_STOP0	~	$\checkmark$	$\checkmark$
ACCTR0_STOP1	~	$\checkmark$	$\checkmark$
ACCTR0_LCPUL0	~	$\checkmark$	
ACCTR0_LCPUL1	~	$\checkmark$	
ACCTR0_LCBIAS0	~	$\checkmark$	
ACCTR0_LCBIAS1	~	$\checkmark$	
ACCTR0_DBG0	$\checkmark$	$\checkmark$	
ACCTR0_DBG1	$\checkmark$	$\checkmark$	



# 4.9. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.
- AHB peripheral clocks to flash and RAM are enabled.
- Clocks to all APB peripherals other than the Watchdog Timer and DMAXBAR are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost.

The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VBAT Supply Monitor and power-on resets, the RESET pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal lowpower oscillator. The Watchdog Timer is enabled with the low frequency oscillator as its clock source. Program execution begins at location 0x00000000.

All RSTSRC0 registers may be locked against writes by setting the CLKRSTL bit in the LOCK0\_PERIPHLOCK0 register to 1.

The reset sources can also optionally reset individual modules, including the low power mode charge pump, UART0, LCD0, advanced capture counter (ACCTR0), and RTC0.







# 5. Ordering Information



## Figure 5.1. SiM3L1xx Part Numbering

All devices in the SiM3L1xx family have the following features:

- Core: ARM Cortex-M3 with maximum operating frequency of 50 MHz.
- PLL.
- 10-Channel DMA Controller.
- 128/192/256-bit AES.
- 16/32-bit CRC.
- Encoder/Decoder.
- DC-DC Buck Converter.
- **Timers:** 3 x 32-bit (6 x 16-bit).
- Real-Time Clock.
- Low-Power Timer.
- **PCA:** 1 x 6 channels (Enhanced)
- ADC: 12-bit 250 ksps (10-bit 1 Msps) SAR.
- DAC: 10-bit IDAC.
- Temperature Sensor.
- Internal VREF.
- Comparator: 2 x low current.
- Serial Buses: 2 x USART, 2 x SPI, 1 x I2C

Additionally, all devices in the SiM3L1xx family include the low power mode advanced capture counter (ACCTR0), though the smaller packages (SiM3L1x4) only support some of the external inputs and outputs.



Table 5.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (kB)	LCD Segments	Digital Port I/Os	Digital Port I/Os on the Crossbar	Number of SARADC0 Channels	Number of Comparator 0/1 Inputs (+/-)	Number of PMU Pin Wake Sources	Number of ACCTR0 Inputs and Outputs	JTAG Debugging Interface	ETM Debugging Interface	Serial Wire Debugging Interface	Lead-free (RoHS Compliant)	Package
SiM3L167-C-GQ	256	32	160 (4x40)	62	38	24	15/15	14	12	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	TQFP-80
SiM3L166-C-GM	256	32	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	QFN-64
SiM3L166-C-GQ	256	32	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	TQFP-64
SiM3L164-C-GM	256	32		28	26	20	9/10	11	5			$\checkmark$	$\checkmark$	QFN-40
SiM3L157-C-GQ	128	32	160 (4x40)	62	38	24	15/15	14	12	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	TQFP-80
SiM3L156-C-GM	128	32	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	QFN-64
SiM3L156-C-GQ	128	32	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	TQFP-64
SiM3L154-C-GM	128	32		28	26	20	9/10	11	5			$\checkmark$	$\checkmark$	QFN-40
SiM3L146-C-GM	64	16	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	QFN-64
SiM3L146-C-GQ	64	16	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	TQFP-64
SiM3L144-C-GM	64	16		28	26	20	9/10	11	5			$\checkmark$	$\checkmark$	QFN-40
SiM3L136-C-GM	32	8	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	QFN-64
SiM3L136-C-GQ	32	8	128 (4x32)	51	34	23	14/12	11	12		$\checkmark$	$\checkmark$	$\checkmark$	TQFP-64
SiM3L134-C-GM	32	8		28	26	20	9/10	11	5			$\checkmark$	$\checkmark$	QFN-40



Pin Name	Туре	Pin Numbers (TQFP-80)	I/O Voltage Domain	Crossbar Capability	Port Match	LCD Interface	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB0.0	Standard I/O	4	VIO	~	~		~	INT0.0 WAKE.0	ADC0.20 VREF CMP0P.0
PB0.1	Standard I/O	3	VIO	~	~		~	INT0.1 WAKE.1	ADC0.21 VREFGND CMP0N.0
PB0.2	Standard I/O	2	VIO	~	~		~	INT0.2 WAKE.2	ADC0.22 CMP1P.0 XTAL2
PB0.3	Standard I/O	1	VIO	V	V		~	INT0.3 WAKE.3	ADC0.23 CMP1N.0 XTAL1
PB0.4	Standard I/O	80	VIO	V	V		~	INT0.4 WAKE.4	ADC0.0 CMP0P.1 IDAC0
PB0.5	Standard I/O	79	VIO	~	~		$\checkmark$	INT0.5 WAKE.5 ACCTR0_STOP0	ACCTR0_IN0
PB0.6	Standard I/O	78	VIO	V	V		$\checkmark$	INT0.6 WAKE.6 ACCTR0_STOP1	ACCTR0_IN1
PB0.7	Standard I/O	77	VIO	~	~		$\checkmark$	INT0.7 WAKE.7	ACCTR0_LCIN0
PB0.8	Standard I/O	76	VIO	~	~		~	LPT0T0 LPT0OUT0 INT0.8 WAKE.8	ACCTR0_LCIN1

# Table 6.1. Pin Definitions and Alternate Functions for SiM3L1x7 (Continued)



Pin Name	Туре	Pin Numbers	I/O Voltage Domain	Crossbar Capability	Port Match	Output Toggle Logic	External Trigger Inputs / Digital Functions	Analog Functions
PB2.1	Standard I/O	28	VIORF	XBR0	~		LPT0T9 INT1.1 WAKE.13 VIORFCLK	ADC0.3 CMP0N.4
PB2.2	Standard I/O	27	VIORF	XBR0	~		LPT0T10 INT1.2 WAKE.14	ADC0.4 CMP1P.4
PB2.3	Standard I/O	26	VIORF	XBR0	$\checkmark$		LPT0T11 INT1.3 WAKE.15	ADC0.5 CMP1N.4
PB2.4	Standard I/O	24	VIORF	XBR0	$\checkmark$		LPT0T12 INT1.4 SPI1_SCLK	ADC0.6 CMP0P.5
PB2.5	Standard I/O	23	VIORF	XBR0	~		LPT0T13 INT1.5 SPI1_MISO	ADC0.7 CMP0N.5
PB2.6	Standard I/O	22	VIORF	XBR0	~		LPT0T14 INT1.6 SPI1_MOSI	ADC0.8 CMP1P.5
PB2.7	Standard I/O	21	VIORF	XBR0	~		INT1.7 SPI1_NSS	ADC0.9 CMP1N.5
PB3.0	Standard I/O	20	VIO	XBR0	$\checkmark$		INT1.8	CMP0N.7
PB3.1	Standard I/O	19	VIO	XBR0	$\checkmark$		INT1.9	CMP1P.7
PB3.2	Standard I/O	18	VIO	XBR0	~		INT1.10	CMP1N.7
PB3.3	Standard I/O	17	VIO	XBR0	$\checkmark$		INT1.11	ADC0.10
PB3.4	Standard I/O	16	VIO	XBR0	$\checkmark$		INT1.12	ADC0.11
PB3.5	Standard I/O	15	VIO	XBR0	$\checkmark$		INT1.13	ADC0.12

# Table 6.3. Pin Definitions and Alternate Functions for SiM3L1x4 (Continued)







Figure 6.5. TQFP-80 Package Drawing







Table	6.5.	TQFP-80	Landing	Diagram	Dimensions
			-~····································		

Dimension	Min	Мах			
C1	13.30	13.40			
C2	13.30	13.40			
E	0.50 BSC				
Х	0.20	0.30			
Y	1.40	1.50			
<ul> <li>Notes:</li> <li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>2. This land pattern design is based on the IPC-7351 guidelines.</li> </ul>					



#### 6.5.1. QFN-64 Solder Mask Design

All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

## 6.5.2. QFN-64 Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.0 mm square openings on a 1.5 mm pitch should be used for the center ground pad.

## 6.5.3. QFN-64 Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



— 0.05 0.95		1.20 0.15		
0.05 0.95		0.15		
0.95	1.00			
	1.00	1.05		
0.17	0.22	0.27		
0.09	—	0.20		
12.00 BSC				
10.00 BSC				
0.50 BSC				
12.00 BSC				
10.00 BSC				
0.45 0.60 0.75				
0°	3.5°	7°		
	—	0.20		
	—	0.20		
	—	0.08		
_	—	0.08		
	0.45 0° — — — — —	12.00 BSC         10.00 BSC         0.50 BSC         12.00 BSC         12.00 BSC         10.00 BSC         0.45         0.60         0°         3.5°         —		

Table 6.8. TQFP-64 Package Dimensions

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





Figure 6.10. TQFP-64 Landing Diagram

Dimension	Min	Мах			
C1	11.30	11.40			
C2	11.30	11.40			
E	0.50	BSC			
Х	0.20	0.30			
Y	1.40	1.50			
Notes: <ol> <li>All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>This is the standard standa</li></ol>					
<ol><li>This land pattern design is based on the IPC-7351 guidelines.</li></ol>					

