



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	RS08
Core Size	8-Bit
Speed	20MHz
Connectivity	SCI, SPI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pc9rs08la8clf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pin Assignments

2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9RS08LA8 series.

Table 1. Pin Availability by Package Pin-Count

Pin Number	< Lowest Priority > Highest					
48	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt 5
1	PTD7					LCD7
2	PTD6					LCD6
3	PTD5					LCD5
4	PTD4					LCD4
5	PTD3					LCD3
6	PTD2					LCD2
7	PTD1					LCD1
8	PTD0					LCD0
9						V _{CAP1}
10						V _{CAP2}
11						V _{LL1}
12						V _{LL2}
13						V _{LL3}
14	PTA6	KBIP6	ACMP+			
15	PTA7	KBIP7	ACMP-			
16				V _{SSAD} /V _{REFL}		
17				V _{DDAD} /V _{REFH}		
18	PTB0			EXTAL		
19	PTB1			XTAL		
20				V _{DD}		
21				V _{SS}		
22	PTB2		RESET	V _{PP}		
23	PTC0		RxD			
24	PTC1		TxD			
25	PTC2		TPMCH0			
26	PTC3		TPMCH1			
27	PTC6	ACMPO	BKGD	MS		
28	PTC7		TCLK			LCD28
29	PTA0	SS	KBIP0	ADP0		LCD27
30	PTA1	SPSCK	KBIP1	ADP1		LCD26
31	PTA2	MISO	KBIP2	RxD	ADP2	LCD25

MC9RS08LA8 Series MCU Data Sheet, Rev. 2



Pin Number	< Lowest Priority > Highest						
48	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt 5	
32	PTA3	MOSI	KBIP3	TxD	ADP3	LCD24	
33	PTA4		KBIP4	ADP4		LCD23	
34	PTA5		KBIP5	ADP5		LCD22	
35						LCD21	
36						LCD20	
37						LCD19	
38						LCD18	
39						LCD17	
40						LCD16	
41	PTE7					LCD15	
42	PTE6					LCD14	
43	PTE5					LCD13	
44	PTE4					LCD12	
45	PTE3					LCD11	
46	PTE2					LCD10	
47	PTE1					LCD9	
48	PTE0					LCD8	

Table 1. Pin Av	vailability by	Package	Pin-Count	(continued)
-----------------	----------------	---------	-----------	-------------



Pin Assignments



Figure 2. MC9RS08LA8 Series in 48-Pin QFN/LQFP Package



This chapter contains electrical and timing specifications.

3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2.	Parameter	Classifications
----------	-----------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this chapter.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	2.7 to 5.5	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

- ¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.
- $^2\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the RESET/V_{PP} pin which is internally clamped to V_{SS} only.
- ³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than IDD, the injection current may flow out of VDD and could result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H –40 to 85	°C
Maximum junction temperature	T _{JMAX}	105	°C
Thermal resistance Single layer board 48-pin LQFP 48-pin QFN Four layer board	θ_{JA}	71 84	°C/W
48-pin LQFP 48-pin QFN		49 28	

Table 4. Thermal Characteristics

The average chip-junction temperature (TJ) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, °C

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C /W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins user determined

For most applications, P_{I/O} << P_{int} and can be neglected. An approximate relationship between PD and TJ

MC9RS08LA8 Series MCU Data Sheet, Rev. 2



Num	С	Parameter	Symbol	Min	Typical	Мах	Unit
15	Ρ	Output low voltage (port A) ⁴ $I_{OL} = 5 \text{ mA } (V_{DD} \ge 4.5 \text{ V})$ $I_{OL} = 3 \text{ mA } (V_{DD} \ge 3 \text{ V})$	V _{OL}	_	_	0.8 0.8	V
16	С	Maximum total Io∟ for all port pins	I _{OLT}	—	—	100	mA
17	С	dc injection current ^{5,6,7} V _{In} < V _{SS,} V _{In} > V _{DD} Single pin limit Total MCU limit, includes sum of all stressed pins				0.2 0.8	mA mA
18	С	Input capacitance (all non-supply pins)	C _{In}	_		7	pF

Table 7. DC Characteristics (Temperature Range = -40 to 85°C Ambient) (continued)

¹ This parameter is characterized and not tested on each device.

² Measurement condition for pull resistors: $V_{In} = V_{SS}$ for pullup and $V_{In} = V_{DD}$ for pulldown.

 $^3\,$ The I_{OH} is for high output drive strength.

⁴ It is tested under high output drive strength only.

⁵ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the RESET/V_{PP} which is internally clamped to V_{SS} only

⁶ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁷ This parameter is characterized and not tested on each device.



Figure 3. Typical I_{OH} vs. V_{DD} - V_{OH} (V_{DD} = 5.5 V)





Figure 6. Typical I_{OL} vs. V_{OL} (V_{DD} = 3.3 V)



Figure 7. Typical V_{DD} vs. V_{IH}

MC9RS08LA8 Series MCU Data Sheet, Rev. 2





Figure 8. Typical V_{DD} vs. V_{IL}

3.6 Supply Current Characteristics

Table 8. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Unit
				5	3.71	mA
1 P	Run supply current ² measured at	DI	3.3	3.68	mA	
1	Р	Iteration Oynion I Run supply current ² measured at $B_{Bus} = 10 \text{ MHz}$ RI _{DD10} Image: Stop mode supply current Image: Stop mode supply current Image: Stop mode supply current SI _{DD} Image: Stop mode supply current Image: Stop mode supply cur	3	3.67	mA	
			Symbol V_{DD} (V)Typical1Unit Rl_{DD10} 5 3.71 mA Rl_{DD10} 3.3 3.68 mA 3.3 3.68 mA 2.7 3.66 mA 2.7 3.66 mA M_{DD1} 5 1.37 mA 3.3 1.37 mA 3.3 1.37 mA 2.7 1.36 mA 3.3 1.31 μ A 3.3 1.31 μ A 2.7 1.25 μ A 3.3 122.04 μ A 3.3 121.59 μ A 2.7 121.22 μ A 2.7 121.22 μ A 3 18.5 μ A	mA		
				5	1.37	mA
2 P	Б	Wait mode supply current	\ \ /I	3.3	1.37	mA
	Р		UUDD1	3	1.37	mA
				2.7	1.36	mA
		Stop mode supply current	$\begin{array}{c c} & 5 & 3 \\ \hline & 3.3 & 3 \\ \hline & 2.7 & 3 \\ \hline & 2.7 & 3 \\ \hline & 3.3 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & 2.7 & 1 \\ \hline & 3.3 & 1 \\ \hline & & 3 & 1 \\ \hline \end{array}$	5	1.40	μA
2	п			3.3	1.35	μA
3	Р			3	1.31	μA
				1.25	μA	
				5	125.45	μA
4	0	ADC adder from stop ³	—	3.3	122.04	μA
4 C	C			3	121.59	μA
				2.7	121.22	μA
F	0	ACMP adder from stop		5	21	μA
5	J	(ACME = 1)		3	18.5	μΑ



Characteristic	Symbol	Min	Typical ¹	Max	Unit
Oscillator crystal or resonator (EREFS = 1) Low range, (IREFS = x) High range, FLL bypassed external (CLKS = 10, IREFS = x) High range, FLL engaged external (CLKS = 00, IREFS = 0)	f _{lo} f _{hi_byp} f _{hi_eng}	32 1 1		38.4 10 10	kHz MHz MHz
Load capacitors	C ₁ C ₂		See No	ote ²	
Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		ΜΩ ΜΩ
Series resistor Low range Low Gain (HGO = 0) High Gain (HGO = 1) High range Low Gain (HGO = 0) High Gain (HGO = 1) $\geq 8 \text{ MHz}$ 4 MHz 1 MHz	R _S	 	0 100 0 10 20	 	kΩ
Crystal start-up time ^{3, 4} Low range High range	t CSTL t CSTH		500 4		ms
Square wave input clock frequency (EREFS = 0) FLL bypass external (CLKS = 10) FLL engaged external (CLKS = 00)	f _{extal}	0 0.03125		20 5	MHz
Average internal reference frequency - untrimmed	f _{int_ut}	25	31.25	41.66	kHz
Average internal reference frequency - trimmed	f _{int_t}	31.25	31.25	39.0625	kHz
DCO output frequency range - untrimmed	f _{dco_ut}	12.8	16	21.33	MHz
DCO output frequency range - trimmed	f _{dco_t}	16	16	20	MHz
Resolution of trimmed DCO output frequency at fixed voltage and temperature	$\Delta f_{dco_res_t}$	_	_	±0.2	%f _{dco}
Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	_	±2	%f _{dco}
FLL acquisition time ^{3,5}	t _{acquire}	—	—	1	ms
Long term Jitter ⁶ of DCO output clock (averaged over 2ms interval)	C _{Jitter}	_	_	0.6	%f _{dco}

Table 9. External Oscillator Specifications (Temperature Range = -40 to 85°C Ambient)

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² See crystal or resonator manufacturer's recommendation.

- ³ This parameter is characterized and not tested on each device.
- ⁴ Proper PC board layout procedures must be followed to achieve specifications.
- ⁵ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.





I ← t_{KBIPW} → I ^tKBIPWS

Figure 11. KBI Pulse Width

3.8.2 TPM/MTIM Module Timing

(falling or low level)

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 11	TPM/MTIM	Input Timina

Function	Symbol	Min	Мах	Unit
External clock frequency	f _{TCLK}	0	f _{Bus} 1/4	MHz
External clock period	t _{TCLK}	4	—	t _{CYC}
External clock high time	t _{clkh}	1.5	—	t _{CYC}
External clock low time	t _{clkl}	1.5	—	t _{CYC}
Input capture pulse width	f _{ICPW}	1.5	—	t _{CYC}



Figure 12. Timer External Clock





Figure 13. Timer Input Capture Pulse

3.9 Analog Comparator (ACMP) Electrical

Table 12.7 malog comparator Electrical opcomoatione	Table 12.	Analog	Comparator	Electrical S	specifications
---	-----------	--------	------------	---------------------	----------------

Characteristic	Symbol	Min	Typical	Мах	Unit
Supply voltage	V _{DD}	2.7	—	5.5	V
Supply current (active)	I _{DDAC}	—	20	35	μA
Analog input voltage	V _{AIN}	V _{SS} – 0.3	—	V _{DD}	V
Analog input offset voltage ¹	V _{AIO}	—	20	40	mV
Analog Comparator hysteresis ¹	V _H	3.0	9.0	15.0	mV
Analog source impedance	R _{AS}	—	—	10	kΩ
Analog input leakage current	I _{ALKG}	_	—	1.0	μA
Analog Comparator initialization delay	t _{AINIT}	—	—	1.0	μS
Analog Comparator bandgap reference voltage	V _{BG}	1.208	1.208	1.208	V

¹ These data are characterized but not production tested. Measurements are made with the device entered STOP mode.

3.10 Internal Clock Source Characteristics

Characteristic	Symbol	Min	Typical ¹	Max	Unit
Average internal reference frequency — untrimmed	f _{int_ut}	25	31.25	41.66	kHz
Average internal reference frequency — trimmed	f _{int_t}	31.25	39.0625 ²	39.0625	kHz
DCO output frequency range — untrimmed	f _{dco_ut}	12.8	16	21.33	MHz
DCO output frequency range — trimmed	f _{dco_t}	16	20 ³	20	MHz
Resolution of trimmed DCO output frequency at fixed voltage and temperature	$\Delta f_{dco_res_t}$	—	_	0.2	%fdco
Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	_	2	%fdco
FLL acquisition time ^{4,5}	t _{acquire}	—	—	1	ms
Stop recovery time (FLL wakeup to previous acquired frequency) IREFSTEN = 0 IREFSTEN = 1	t _{wakeup}	_	100 86	_	μS

Table 13. Internal Clock Source Specifications

¹ Data in typical column was characterized at 3.0 V and 5.0 V, 25 °C or is typical recommended value.

² This value has been trimmed to 39.0625 kHz when out of factory

³ This value has been trimmed to 20 MHz when out of factory



- ⁴ This parameter is characterized and not tested on each device.
- ⁵ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBILP) to FLL enabled (FEI, FBI).

3.11 ADC Characteristics

Table 14. 5 Volt 10-bit ADC Operating Conditions

Characteristic	Conditions	Symbol	Min	Typical ¹	Max	Unit
	Absolute	V _{DDAD}	2.7	—	5.5	V
Supply voltage	Delta to $V_{DD} (V_{DD} - V_{DDAD})^2$	ΔV_{DDAD}	-100	0	100	mV
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSAD})^2$	ΔV_{SSAD}	-100	0	100	mV
Ref voltage high	_	V _{REFH}	2.7	V _{DDAD}	V _{DDAD}	V
Ref voltage low	—	V _{REFL}	V _{SSAD}	V _{SSAD}	V_{SSAD}	V
Input voltage	_	V _{ADIN}	V _{REFL}	—	V_{REFH}	V
Input capacitance	_	C _{ADIN}	—	4.5	5.5	pF
Input resistance	—	R _{ADIN}	—	3	5	kΩ
Analog source resistance external to MCU	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ
	8-bit mode (all valid f _{ADCK})		_	_	10	
ADC conversion clock	High speed (ADLPC = 0)	f	0.4	_	8.0	МНт
frequency	Low power (ADLPC = 1)	'ADCK	0.4	_	4.0	

¹ Typical values assume V_{DDAD} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Characteristic	Symbol	Min	Typical	Max	Unit
External RESET pulse width ¹	t _{extrst}	150		-	ns
KBI pulse width ²	t _{KBIPW}	1.5 tcyc		_	ns
KBI pulse width in stop ¹	t _{KBIPWS}	100		_	ns
Port rise and fall time $(load = 50 \text{ pF})^3$ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35		ns

Table 16. Control Timing (continued)

¹ This is the shortest pulse that is guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 3 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 85 °C.







3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

Characteristic	Symbol	Min	Typical ¹	Мах	Unit
Supply voltage for program/erase	V _{DD}	2.7	_	5.5	V
Program/Erase voltage	V _{PP}	11.8	12	12.2	V
V _{PP} current					
Program	I _{VPP prog}	_	—	200	μA
Mass erase	I _{VPP_erase}	—	—	100	μA
Supply voltage for read operation 0 < f _{Bus} < 10 MHz	V _{Read}	2.7	_	5.5	V

Table 17. Flash Characteristics



Characteristic	Symbol	Min	Typical ¹	Max	Unit
Byte program time	t _{prog}	20		40	μS
Mass erase time	t _{me}	500		_	ms
Cumulative program HV time ²	t _{hv}	—	_	8	ms
Total cumulative HV time (total of t _{me} & t _{hv} applied to device)	t _{hv_total}	_	_	2	hours
HVEN to program setup time	t _{pgs}	10	_	_	μS
PGM/MASS to HVEN setup time	t _{nvs}	5	_	_	μS
HVEN hold time for PGM	t _{nvh}	5		_	μS
HVEN hold time for MASS	t _{nvh1}	100	_	_	μS
V _{PP} to PGM/MASS setup time	t _{vps}	20	_	_	ns
HVEN to VPP hold time	t _{vph}	20	_	_	ns
V _{PP} rise time ³	t _{vrs}	200	_	_	ns
Recovery time	t _{rcv}	1	_	_	μS
Program/erase endurance T _L to T _H = -40 °C to 85 °C	_	1000	_	_	cycles
Data retention	t _{D_ret}	15	_	—	years

Table 17. Flash Characteristics (continued)

¹ Typicals are measured at 25 °C.

² t_{hv} is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.

³ Fast V_{PP} rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the V_{PP} power source is recommended. An example V_{PP} filter is shown in Figure 17.



Figure 17. Example V_{PP} Filtering







- ¹ Next Data applies if programming multiple bytes in a single row, refer to *MC9RS08LA8 Series Reference Manual*.
- 2 V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.

Figure 18. Flash Program Timing



 $^1\,$ V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.



4 Ordering Information

This section contains ordering information for MC9RS08LA8 devices. See below for an example of the device numbering system.



Package Information and Mechanical Drawings



5 Package Information and Mechanical Drawings

Table 18 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9RS08LA8 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 18, or
- Open a browser to the Freescale[®] website (http://www.freescale.com), and enter the appropriate document number (from Table 18) in the "Enter Keyword" search box at the top of the page.

Device Number	Memory			Package	
FLASH RA	RAM	Туре	Designator	Document No.	
	8 K B	256 bytes	48-Pin QFN	FT	98ARL10606D
WC9R500LA0	0 ND	200 bytes	48-Pin LQFP	LF	98ASH00962A

Table 18. Device Numbering System





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10606D	REV: O
FLAT NON-LEADED PACKA	GE (QFN)	CASE NUMBER: 1975-01 29 AUG 2007		
48 IERMINAL, 0.5 PIICH (/	STANDARD: JEDEC-MO-220 VKKD-2			



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

4. COPLANARITY APPLIES TO LEADS, CORNER LEADS, AND DIE ATTACH PAD.

5. MIN METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10606D	REV: O
FLAT NON-LEADED PACKA	CASE NUMBER: 1975-01 29 AUG 2007			
48 IERMINAL, 0.5 PIICH (/ X / X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2



NOTES:

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DATUM PLANE AB IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. DATUMS T, U, AND Z TO BE DETERMINED AT DATUM PLANE AB.

 \mathbf{X} dimensions to be determined at seating plane ac.

6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE AB.

THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.350.

8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076.

9. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: LQFP, 48 LEAD, 0.50 PITCH (7.0 X 7.0 X 1.4)	DOCUMENT NO: 98ASH00962A		REV: G	
	50 PIICH	CASE NUMBER: 932-03		14 APR 2005
	. 4)	STANDARD: JE	DEC MS-026-BBC	

