



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	740
Core Size	8-Bit
Speed	8MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	QzROM
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-WFQFN Exposed Pad
Supplier Device Package	36-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m37546g4hp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

7546 Group SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

REJ03B0160-0122 Rev.1.22 Mar 13, 2009

DESCRIPTION

The 7546 Group is the QzROM version of 7542 Group.

The 7546 Group has the pin-compatibility with the 7542 Group. As new functions, the power-on reset, the low voltage detection circuit, and the function set ROM are added.

FEATURES

- Memory size

RO	4 8K, 16K bytes
RAM	1 384, 512 bytes
Programmable I/O ports	
Interrupts	18 sources, 16 vectors
Timers	
Output compare	4-channel
Input capture	2-channel
Serial interface 8-bi	t X 2 (UART or Clock-synchronized)
A/D converter	10-bit X 6 channels
Clock generating circuit	Built-in type
(low-power	dissipation by an on-chip oscillator)
(connected to externa	l ceramic resonator or quartz-crystal
	oscillator permitting RC oscillation)

•	Watchdog timer	16-bit X 1
•	Power-on reset circuit	Built-in type
•	Low voltage detection circuit	Built-in type
•	Power source voltage	
	XIN oscillation frequency at ceramic oscillation, in do	ouble-speed mode
	At 8 MHz	4.5 to 5.5 V
	At 6.5 MHz	4.0 to 5.5 V
	At 2 MHz	2.4 to 5.5 V
	At 1 MHz	2.2 to 5.5 V
	XIN oscillation frequency at ceramic oscillatio	n, in high-speed
	mode or middle-speed mode	- .
	At 8 MHz	4.0 to 5.5 V
	At 4 MHz	2.4 to 5.5 V
	At 2 MHz	2.2 to 5.5 V
	XIN oscillation frequency at RC oscillation in hig	h-speed mode or
	middle-speed mode	
	At 4 MHz	4.0 to 5.5 V
	At 2 MHz	2.4 to 5.5 V
	At 1 MHz	2.2 to 5.5 V
	XIN oscillation frequency at on-chip oscillation	1.8 to 5.5 V
•	Power dissipation	. 29.5 mW (Typ.)
•	Operating temperature range	–20 to 85 °C





Fig. 3 Pin configuration (Package type: PWQN0036KA-A)





REJ03B0160-0122 Rev.1.22 Mar 13, 2009 page 6 of 100

RENESAS

Memory

Special function register (SFR) area

The SFR area in the zero page contains control registers such as $\ensuremath{\text{I/O}}$ ports and timers.

RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

ROM Code Protect Address (address FFDB16)

Address FFDB16, which is the reserved ROM area of QzROM, is the ROM code protect address. "0016" is written into this address when selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp.. When "0016" is set to the ROM code protect address, the protect function is enabled, so that reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

As for the QzROM product shipped after writing, "0016" (protect enabled) or "FF16" (protect disabled) is written into the ROM code protect address when Renesas Technology corp. performs writing. The writing of "0016" or "FF16" can be selected as the ROM option setup (referred to as "Mask option setup" in MM) when ordering.

Notes

Because the contents of RAM are indefinite at reset, set initial values before using.



Fig. 10 Memory map diagram



000016 Port P0 (F	20)	002016	Capture mode register (CAPM)
000116 Port P0 d	irection register (P0D)	002116	Compare output mode register (CMOM)
000216 Port P1 (F	21)	002216	Capture/compare status register (CCSR)
000316 Port P1 d	irection register (P1D)	002316	Compare interrupt source set register (CISR)
000416 Port P2 (F	2)	002416	Timer A (low-order) (TAL)
000516 Port P2 d	irection register (P2D)	002516	Timer A (high-order) (TAH)
000616 Port P3 (F	23)	002616	Timer B (low-order) (TBL)
0007 ₁₆ Port P3 d	irection register (P3D)	002716	Timer B (high-order) (TBH)
000816 Reserved		002816	Prescaler 1 (PRE1)
000916 Reserved		002916	Timer 1 (T1)
000A16 Interrupt	source set register (INTSET)	002A16	Timer count source set register (TCSS)
000B16 Interrupt	source discrimination register (INTDIS)	002B16	Timer X mode register (TXM)
000C16 Capture r	egister 0 (low-order) (CAP0L)	002C16	Prescaler X (PREX)
000D16 Capture r	egister 0 (high-order) (CAP0H)	002D16	Timer X (TX)
000E16 Capture r	egister 1 (low-order) (CAP1L)	002E16	Transmit 2 / Receive 2 buffer register (TB2/RB2)
000F16 Capture r	egister 1 (high-order) (CAP1H)	002F16	Serial I/O2 status register (SIO2STS)
001016 Compare	register (low-order) (CMPL)	003016	Serial I/O2 control register (SIO2CON)
001116 Compare	register (high-order) (CMPH)	003116	UART2 control register (UART2CON)
001216 Capture/c	ompare register R/W pointer (CCRP)	003216	Baud rate generator 2 (BRG2)
001316 Capture s	oftware trigger register (CSTR)	003316	Reserved
001416 Compare	register re-load register (CMPR)	003416	A/D control register (ADCON)
001516 Port P0P3	3 drive capacity control register (DCCR)	003516	A/D conversion register (low-order) (ADL)
0016 ₁₆ Pull-up co	ontrol register (PULL)	003616	A/D conversion register (high-order) (ADH)
0017 ₁₆ Port P1P3	3 control register (P1P3C)	003716	On-chip oscillation division ratio selection register (RODR)
0018 ₁₆ Transmit	1 /Receive 1 buffer register (TB1/RB1)	003816	MISRG
0019 ₁₆ Serial I/O	1 status register (SIO1STS)	003916	Watchdog timer control register (WDTCON)
001A16 Serial I/O	1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B16 UART1 co	ontrol register (UART1CON)	003B16	CPU mode register (CPUM)
001C16 Baud rate	generator 1 (BRG1)	003C16	Interrupt request register 1 (IREQ1)
001D ₁₆ Timer A,	B mode register (TABM)	003D16	Interrupt request register 2 (IREQ2)
001E16 Capture/c	compare port register (CCPR)	003E16	Interrupt control register 1 (ICON1)
	Irce selection register (TMSR)	003F16	Interrupt control register 2 (ICON2)

Notes 1: Do not access to the SFR area including nothing.

Fig. 13 Memory map of special function register (SFR)

Termination of unused pins

• Termination of common pins I/O ports: Select an input port or an output port and follow

each processing method.

Output ports: Open.

Input ports: If the input level become unstable, through current flow to

an input circuit, and the power supply current may increase. Especially, when expecting low consumption current (at STP or WIT instruction execution etc.), pull-up or pull-down input ports to prevent through current (built-in resistor can be used).

We recommend processing unused pins through a resistor which can secure $\mathsf{IOH}(\mathsf{avg})$ or $\mathsf{IOL}(\mathsf{avg}).$

Because, when an I/O port or a pin which have an output function is selected as an input port, it may operate as an output port by incorrect operation etc.

Pin	Termination 1	Termination 2	Termination 3	Termination 4
	(recommend)			
P00/CAP0	I/O port	When selecting CAP function, perform termination of input port.	-	When selecting key-on wakeup function, perform
P01/CMP0		When selecting CMPo function, perform termination of output port.	-	termination of input port.
P02/CMP1		When selecting CMP1 function, perform termination of output port.	-	•
Р03/ТХоит		When selecting TXOUT function, perform termination of output port.	-	
P04/RxD2		When selecting RxD2 function, perform termination of input port.	-	•
P05/TxD2		When selecting TxD2 function, perform termination of output port.	-	*
P06/SCLK2		When selecting external clock input, perform termination of output port.	When selecting internal clock output, perform termination of output port.	-
P07/SRDY2		When selecting SRDY2 function, perform termination of output port.	-	
P10/RxD1/CAP0		When selecting RxD1 function, perform termination of input port.	When selecting CAP function, per- form termination of input port.	-
P11/TxD1		When selecting TxD1 function, perform termination of output port.	-	-
P12/SCLK1		When selecting external clock input, perform termination of input port.	When selecting internal clock output, perform termination of output port.	-
P13/SRDY1		When selecting SRDY1 function, perform termination of output port.	-	-
P14/CNTR0		When selecting CNTR input function, perform termination of input port.	When selecting CNTR output function, perform termination of output port.	-
P20/AN0-P25/AN5		When selecting AN function, perform termination of input port.	-	-
P30/CAP1		When selecting CAP function, perform termination of input port.	-	-
P31/CMP2		When selecting CMP2 function, perform termination of output port.	-	-
P32/CMP3		When selecting CMP3 function, perform termination of output port.	-	-
P33/INT1		When selecting INT function, perform termination of input port.	-	-
P34		-	-	-
P37/INT0		When selecting INT function, perform termination of input port.	-	-
Vref	Connect to Vss.	-	-	-
Xin	When only on-chip oscillator is used, connect to Vcc through a registor.	-	-	-
Xout	When external clock is input or when only on-chip oscillator is used, open	-	-	-

Table 7 Termination of unused pins



Fig. 20 Interrupt control

• Interrupt Disable Flag

The interrupt disable flag is assigned to bit 2 of the processor status register. This flag controls the acceptance of all interrupt requests except for the BRK instruction. When this flag is set to "1", the acceptance of interrupt requests is disabled. When it is set to "0", the acceptance of interrupt requests is enabled. This flag is set to "1" with the SEI instruction and set to "0" with the CLI instruction.

When an interrupt request is accepted, the contents of the processor status register are pushed onto the stack while the interrupt disable flag remains set to "0". Subsequently, this flag is automatically set to "1" and multiple interrupts are disabled.

To use multiple interrupts, set this flag to "0" with the CLI instruction within the interrupt processing routine.

The contents of the processor status register are popped off the stack with the RTI instruction.

• Interrupt Request Bits

Once an interrupt request is generated, the corresponding interrupt request bit is set to "1" and remains "1" until the request is accepted. When the request is accepted, this bit is automatically set to "0".

Each interrupt request bit can be set to "0", but cannot be set to "1", by software.

• Interrupt Enable Bits

The interrupt enable bits control the acceptance of the corresponding interrupt requests. When an interrupt enable bit is set to "0", the acceptance of the corresponding interrupt request is disabled. If an interrupt request occurs in this condition, the corresponding interrupt request bit is set to "1", but the interrupt request is not accepted. When an interrupt enable bit is set to "1", the acceptance of the corresponding interrupt request is enabled. Each interrupt enable bit can be set to "0" or "1" by software.

The interrupt enable bit for an unused interrupt should be set to "0".

• Interrupt Enable Setting

The following interrupt sources can be set to valid or invalid by the interrupt source set register (000A16).

- Key-on wakeup
- UART1 bus collision detection interrupt
- A/D conversion
- Timer 1 interrupt

Interrupt edge selection

The valid edge of external interrupt INT₀ and INT₁ can be selected by the interrupt edge selection bit of the interrupt edge selection register (003A₁₆), respectively.

Set bit 2 of interrupt edge selection register to "1".

Key-on wakeup

Enable/disable of a key-on wakeup of pins P00, P04, and P06 can be selected by the key-on wakeup enable bit of the interrupt edge selection register (003A16), respectively.



	Capture/Compare port register (CCPR : address 001E16, initial value: 0016) Capture 0 input port bits b 1 b0 0 0: Capture from P00 0 1: Capture from P10 1 0: Ring/512 1 1: Not available Compare 0 output port bit 0: P01 is I/O port 1: P01 is Compare 0 Compare 1 output port bit 0: P02 is I/O port 1: P02 is Compare 1 Capture 1 input port bit 0: Capture from P30 1: Ring/512 Compare 2 output port bit 0: P31 is I/O port 1: P31 is Compare 2 Compare 3 output port bit 0: P32 is I/O port 1: P32 is Compare 3
	Not used (returns o when read)

Fig. 34 Structure of capture/compare port register



Fig. 35 Structure of timer source selection register



Fig. 36 Structure of compare output mode register







Fig. 38 Structure of compare interrupt source register



(2) Asynchronous Serial I/O2 (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O2 mode selection bit of the serial I/O2 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.



Fig. 62 Block diagram of UART serial I/O2





Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT, and an RC oscillation circuit can be formed by connecting a resistor and a capacitor.

Use the circuit constants in accordance with the resonator manufacturer's recommended values.

No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. (An external feed-back resistor may be needed depending on conditions.)

(1) On-chip oscillator operation

When the MCU operates by the on-chip oscillator for the main clock, connect XIN pin to VCC through a resistor and leave XOUT pin open.

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(2) Ceramic resonator

When the ceramic resonator is used for the main clock, connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built in between pins XIN and XOUT.

(3) RC oscillation

When the RC oscillation is used for the main clock, connect the XIN pin and XOUT pin to the external circuit of resistor R and the capacitor C at the shortest distance.

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.

(4) External clock

When the external signal clock is used for the main clock, connect the XIN pin to the clock source and leave XOUT pin open.

Select "0" (ceramic oscillation) to oscillation mode selection bit of CPU mode register (003B16).



Fig. 74 Processing of XIN and XOUT pins at on-chip oscillator operation



Note: Insert a damping resistor if required.

The resistance will vary depending on the oscillator and the oscillation drive capacity setting.

Use the value recommended by the maker of the oscillator. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip though a feedback resistor exists on-chip, insert a feedback resistor between XIN and XOUT following the instruction.





Fig. 76 External circuit of RC oscillation



Fig. 77 External clock input circuit



(1) Oscillation control

Stop mode

When the STP instruction is executed, the internal clock $\boldsymbol{\varphi}$ stops at an "H" level and the XIN oscillator stops. At this time, timer 1 is set to "0116" and prescaler 1 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is "0". On the other hand, timer 1 and prescaler 1 are not set when the above bit is "1". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used. f(XIN)/16 is forcibly connected to the input of prescaler 1. When an external interrupt is accepted, oscillation is restarted but the internal clock ϕ remains at "H" until timer 1 underflows. As soon as timer 1 underflows, the internal clock ϕ is supplied. This is because when a ceramic oscillator is used, some time is required until a start of oscillation. In case oscillation is restarted by reset, no wait time is generated. So apply an "L" level to the RESET pin while oscillation becomes stable, or set the wait time by on-chip oscillator operation after system is released from reset until the oscillation is stabled.

Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

Notes on Clock Generating Circuit

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 1 after fully appreciating the oscillation stabilization time of the oscillator to be used.

• Switch of ceramic and RC oscillations

After releasing reset the operation starts by starting an on-chip oscillator. Then, a ceramic oscillation or an RC oscillation is selected by setting bit 5 of the CPU mode register.

Double-speed mode

When a ceramic oscillation is selected, a double-speed mode can be used. Do not use it when an RC oscillation is selected.

CPU mode register

Bits 5, 1 and 0 of CPU mode register are used to select oscillation mode and to control operation modes of the microcomputer. In order to prevent the dead-lock by error-writing (ex. program run-away), these bits can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. (The emulator MCU "M37542RSS" is excluded.)

Also, when the read-modify-write instructions (SEB, CLB) are executed to bits 2 to 4, 6 and 7, bits 5, 1 and 0 are locked.



Fig. 78 Structure of CPU mode register



• Clock division ratio, XIN oscillation control, on-chip oscillator control The state transition shown in Fig. 82 can be performed by setting the clock division ratio selection bits (bits 7 and 6), XIN oscillation control bit (bit 4), on-chip oscillator oscillation control bit (bit 3) of CPU mode register. Be careful of notes on use in Fig. 82.

• Count source (Timer 1, Timer A, Timer B, Timer X, Serial I/O, Serial I/O2, A/D converter, Watchdog timer)

The count sources of these functions are affected by the clock division selection bit of the CPU mode register.

The f(XIN) clock is supplied to the watchdog timer when selecting f(XIN) as the CPU clock.

The on-chip oscillator output is supplied to these functions when selecting the on-chip oscillator output as the CPU clock.

However, the watchdog timer is also affected by the function set ROM.

On-chip oscillation division ratio

At on-chip oscillator mode, division ratio of on-chip oscillator for CPU clock is selected by setting value of on-chip oscillation division ratio selection register. The division ratio of on-chip oscillation for CPU clock is selected from among 1/1, 1/2, 1/8, 1/128. The operation clock for the peripheral function block is not changed by setting value of this register.

■ Notes on On-chip Oscillation Division Ratio

- When system is released from reset, Rosc/8 (on-chip oscillator middle-speed mode) is selected for CPU clock.
- When state transition from the ceramic or RC oscillation to onchip oscillator, Rosc/8 (on-chip oscillator middle-speed mode) is selected for CPU clock.
- When the MCU operates by on-chip oscillator for the main clock without external oscillation circuit, connect XIN pin to VCC through a resistor and leave XOUT pin open. Set "10010x002" (x = 0 or 1) to CPUM.



Fig. 79 Structure of on-chip oscillation division ratio selection register





RENESAS



Fig. 92 When using E8 programmer, connection example



ELECTRICAL CHARACTERISTICS of 7546 Group

Absolute Maximum Ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 6.5	V
Vi	Input voltage	All voltages are	-0.3 to Vcc + 0.3	V
	P00–P07, P10–P14, P20–P25, P30–P34, P37, VREF	When an input		
VI	Input voltage RESET, XIN	voltage is mea0.3 to Vcc + 0.3		V
VI	Input voltage CNVss	sured, output	-0.3 to Vcc + 0.3	V
Vo	Output voltage	off.	-0.3 to Vcc + 0.3	V
	P00–P07, P10–P14, P20–P25, P30–P34, P37, XOUT			
Pd	Power dissipation	Ta = 25°C	300 (Note)	mW
Topr	Operating temperature	-	-20 to 85	°C
Tstg	Storage temperature	-	-40 to 125	°C

Note : 200 mW for the PLQP0032GB-A package product.



Electrical Characteristics

Electrical characteristics (1)

(Vcc = 1.8 to 5.5V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

	Parameter	Test conditions		11.2		
Symbol			Min.	Тур.	Max.	Unit
Vон	"H" output voltage P00–P07, P10–P14, P20–P25,	IOH = -5 mA VCC = 4.0 to 5.5 V	Vcc-1.5			V
	P30–P34, P37 (Note 1)	IOH = -1.0 mA VCC = 1.8 to 5.5 V	Vcc-1.0			V
Vol	"L" output voltage P00–P07, P30–P34, P37 (Drive capacity = "L")	IOL = 5 mA VCC = 4.0 to 5.5 V			1.5	V
	P10–P14, P20–P25	IOL = 1.5 mA VCC = 4.0 to 5.5 V			0.3	V
		IOL = 1.0 mA VCC = 1.8 to 5.5 V			1.0	V
Vol	"L" output voltage P00–P07, P30–P34, P37 (Drive capacity = "H")	IOL = 15 mA VCC = 4.0 to 5.5 V			2.0	V
		IOL = 1.5 mA VCC = 4.0 to 5.5 V			0.3	V
		IOL = 1.0 mA VCC = 1.8 to 5.5 V			1.0	V
Vt+-Vt-	Hysteresis CNTR0, INT0, INT1, CAP0, CAP1 (Note 2) P00–P07 (Note 3)			0.4		V
VT+-VT-	Hysteresis RxD0, ScLk0, RxD1, ScLk1			0.5		V
VT+-VT-	Hysteresis RESET			0.5		V
Іін	"H" input current P00–P07, P10–P14, P20–P25, P30–P34, P37	VI = VCC (Pin floating. Pull up transistors "off")			5.0	μΑ
Ін	"H" input current RESET	VI = VCC			5.0	μΑ
Ін	"H" input current XIN	VI = VCC		4.0		μΑ
lı∟	"L" input current P00–P07, P10–P14, P20–P25, P30–P34, P37	VI = VSS (Pin floating. Pull up transistors "off")			-5.0	μΑ
lı∟	"L" input current RESET	VI = VSS			-5.0	μΑ
lı∟	"L" input current XIN	VI = VSS		-4.0		μΑ
lı∟	"L" input current P00–P07, P30–P34, P37	VI = VSS (Pull up transistors "on")		-0.2	-0.5	mA
Vram	RAM hold voltage	When clock stopped	1.6		5.5	V
Rosc	On-chip oscillator oscillation frequency	Vcc = 5.0 V, Ta = 25 °C	1000	2000	3000	kHz
Dosc	Oscillation stop detection circuit detection frequency	Vcc = 5.0 V, Ta = 25 °C	62.5	125	187.5	kHz

Notes1: P11 is measured when the P11/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0". P05 is measured when the P05/TxD2 P-channel output disable bit of the UART2 control register (bit 4 of address 003116) is "0".

2: RxD1, SCLK1 and INT0 have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to "0" (CMOS level).

3: It is available only when operating key-on wake up.

A/D Converter Characteristics

A/D Converter characteristics

(Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

	Demonster	—	Limits			11.21
Symbol	Parameter	lest conditions	Min.	Тур.	Max.	Unit
_	Resolution				10	Bits
—	Absolute accuracy	Ta = 25 °C			± 3	LSB
		VCC = VREF = 2.7 to 5.5 V				
t CONV	Conversion time	AD conversion clock = $f(XIN)/2$			122	tc(XIN)
		AD conversion clock = f(XIN)			61	
RLADDER	Ladder resistor			55		kΩ
IVREF	Reference power source input current	VREF = 5.0 V	50	150	200	μA
		VREF = 3.0 V	30	90	120	
li(AD)	A/D port input current				5.0	μΑ

Note: AD conversion accuracy may be low under the following conditions;

(1) When the VREF voltage is set to be lower than the Vcc voltage, an analog circuit in this microcomputer is affected by noise.

The accuracy is lower than the case the VREF voltage is the same as VCC voltage.

(2) When the VREF voltage is 3.0 V or less at the low temperature, the AD conversion accuracy may be very lower than at room temperature. When system is used at low temperature, that VREF is 3.0 V or more is recommended.



Timing Requirements

Timing requirements (1)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Unit		
Symbol	i alametei	Min.	Тур.	Max.	Onit
tw(RESET)	Reset input "L" pulse width	2			μs
tC(XIN)	External clock input cycle time	125			ns
twh(Xin)	External clock input "H" pulse width	50			ns
twl(XIN)	External clock input "L" pulse width	50			ns
tc(CNTR0)	CNTR0 input cycle time	200			ns
twh(CNTR0)	CNTR0, INT0, INT1, CAP0, CAP1 input "H" pulse width (Note 1)	80			ns
twL(CNTR0)	CNTR0, INT0, INT1, CAP0, CAP1 input "L" pulse width (Note 1)	80			ns
tC(SCLK1)	Serial I/O1, serial I/O2 clock input cycle time (Note 2)	800			ns
twh(ScLk1)	Serial I/O1, serial I/O2 clock input "H" pulse width (Note 2)	370			ns
tWL(SCLK1)	Serial I/O1, serial I/O2 clock input "L" pulse width (Note 2)	370			ns
tsu(RxD1–SCLK1)	Serial I/O1, serial I/O2 input set up time	220			ns
th(SCLK1-RxD1)	Serial I/O1, serial I/O2 input hold time	100			ns

Notes 1: As for CAP0, CAP1, it is the value when noise filter is not used.

2: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O is selected). When bit 6 of the serial I/O1 control register is "0" (clock asynchronous serial I/O is selected), the rating values are divided by 4.

In this time, bit 6 of the serial I/O2 control register (address 003016) is set to "1" (clock synchronous serial I/O is selected).

When bit 6 of the serial I/O2 control register is "0" (clock asynchronous serial I/O is selected), the rating values are divided by 4.

Timing requirements (2)

(Vcc = 2.4 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Doromotor		Linit		
	Palameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tC(XIN)	External clock input cycle time	250			ns
twh(Xin)	External clock input "H" pulse width	100			ns
twL(XIN)	External clock input "L" pulse width	100			ns
tc(CNTR0)	CNTRo input cycle time	500			ns
twh(CNTR0)	CNTR0, INT0, INT1, CAP0, CAP1 input "H" pulse width (Note 1)	230			ns
twL(CNTR0)	CNTR0, INT0, INT1, CAP0, CAP1 input "L" pulse width (Note 1)	230			ns
tC(SCLK1)	Serial I/O1, serial I/O2 clock input cycle time (Note 2)	2000			ns
tWH(SCLK1)	Serial I/O1, serial I/O2 clock input "H" pulse width (Note 2)	950			ns
tWL(SCLK1)	Serial I/O1, serial I/O2 clock input "L" pulse width (Note 2)	950			ns
tsu(RxD1–SCLK1)	Serial I/O1, serial I/O2 input set up time	400			ns
th(SCLK1-RxD1)	Serial I/O1, serial I/O2 input hold time	200			ns

Notes 1: As for CAP0, CAP1, it is the value when noise filter is not used.

2: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O is selected).

When bit 6 of the serial I/O1 control register is "0" (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.

In this time, bit 6 of the serial I/O2 control register (address 003016) is set to "1" (clock synchronous serial I/O is selected). When bit 6 of the serial I/O2 control register is "0" (clock asynchronous serial I/O is selected), the rating values are divided by 4.



3. Interrupt discrimination bit

Use an LDM instruction to clear to "0" an interrupt discrimination bit.

LDM #%0000XXXX, \$0B

Set the following values to "X"

"0": an interrupt discrimination bit to clear

"1": other interrupt discrimination bits

Ex.) When a key-on wakeup interrupt discrimination bit is cleared; LDM #%00001110 and BB.

4. Interrupt discrimination bit and interrupt request bit

For key-on wakeup, UART1 bus collision detection, A/D conversion and Timer 1 interrupt, even if each interrupt valid bit (interrupt source set register (address 000A16)) is set "0: Invalid", each interrupt discrimination bit (interrupt source discrimination register (address 000B16)) is set to "1: interrupt occurs" when corresponding interrupt request occurs.

But corresponding interrupt request bit (interrupt request registers 1, 2 (addresses 003C16, 003D16) is not affected.

Notes on Timers

1. When n (0 to 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

2. When a count source of timer X, timer A or timer B is switched, stop a count of the timer.

Notes on Timer X

1. CNTR0 interrupt active edge selection

CNTR0 interrupt active edge depends on the CNTR0 active edge switch bit (bit 2 of timer X mode register (address 002B16)). When this bit is "0", the CNTR0 interrupt request bit is set to "1" at

the falling edge of CNTR0 pin input signal. When this bit is "1", the CNTR0 interrupt request bit is set to "1" at the rising edge of CNTR0 pin input signal.

2. Timer X count source selection

The f(XIN) (frequency not divided) can be selected by the timer X count source selection bits (bits 1 and 0 of timer count source set register (address 002A16)) only when the ceramic oscillation or the on-chip oscillator is selected.

Do not select it for the timer X count source at the RC oscillation.

3. Pulse output mode

Set the direction register of port P14, which is also used as CNTR0 pin, to output.

When the TXOUT pin is used, set the direction register of port P03, which is also used as TXOUT pin, to output.

4. Pulse width measurement mode

Set the direction register of port P14, which is also used as CNTR0 pin, to input.

Notes on Timer A, B

1. Setting of timer value

When "1: Write to only latch" is set to the timer A (B) write control bit (bit 0 (bit 2) of timer X mode register (address 001D16)), written data to timer register is set to only latch even if timer is stopped or operating. Accordingly, in order to set the initial value for timer when it is stopped, set "0: Write to latch and timer simultaneously" to timer A (B) write control bit.

2. Read/write of timer A

Stop timer A to read/write its data in the following state;

XIN oscillation selected by clock division ratio selection bits (bits 7 and 6 of CPU mode register (address 003B16)), and the on-chip oscillator output is selected as the timer A count source.

3. Read/write of timer B

Stop timer B to read/write its data in the following state;

XIN oscillation selected by clock division ratio selection bits, the timer A underflow is selected as the timer B count source, and the on-chip oscillator output is selected as the timer A count source.

Notes on Output Compare

- 1. When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
- 2. Do not write the same data to both of compare latch x0 (x=0, 1, 2, 3) and x1.
- 3. When setting value of the compare register is larger than timer setting value, compare match signal is not generated. Accordingly, the output waveform is fixed to "L" or "H" level. However, when setting value of another compare register is smaller than timer setting value, this compare match signal is generated. Accordingly, if the corresponding compare latch y (y=00, 01, 10, 11, 20, 21, 30, 31) interrupt source bit is set to "1" (valid), compare match interrupt request occurs.
- 4. When the compare x trigger enable bit is cleared to "0" (disabled), the match trigger to the waveform output circuit is disabled. Accordingly, the output waveform can be fixed to "L" or "H" level.

However, in this case, the compare match signal is generated. Accordingly, if the corresponding compare latch y (y=00, 01, 10, 11, 20, 21, 30, 31) interrupt source bit is set to "1" (valid),compare match interrupt request occurs.



3. Notes common to clock synchronous serial I/O and UART

(1) Set the serial I/Oi (i=1, 2) control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."





- (2) The transmit shift completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.
- (3) When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set "1" to the transmit enable bit while the SCLKi is "H" state. Also, write to the transmit buffer register while the SCLKi is "H" state.
- (4) When the transmit interrupt is used, set as the following sequence.
- ① Serial I/Oi transmit interrupt enable bit is set to "0" (disabled).
- 2 Serial I/Oi transmit enable bit is set to "1".
- ③ Serial I/Oi transmit interrupt request bit is set to "0" after 1 or more instructions have been executed.
- ④ Serial I/Oi transmit interrupt enable bit is set to "1" (enabled).
 <Reason>

When the transmit enable bit is set to "1", the transmit buffer empty flag and transmit shift completion flag are set to "1".

Accordingly, even if the timing when any of the above flags is set to "1" is selected for the transmit interrupt source, interrupt request occurs and the transmit interrupt request bit is set.

(5) Write to the baud rate generator (BRGi) while the transmit/receive operation is stopped.

Notes on Serial I/O1

1. I/O pin function when serial I/O1 is enabled.

The pin functions of P12/SCLK1 and P13/SRDY1 are switched to as follows according to the setting values of a serial I/O1 mode selection bit (bit 6 of serial I/O1 control register (address 001A16)) and a serial I/O1 synchronous clock selection bit (bit 1 of serial I/O1 control register).

(1) Serial I/O1 mode selection bit \rightarrow "1" :

Clock synchronous type serial I/O is selected.

Setup of a serial I/O1 synchronous clock selection bit

"0" : P12 pin turns into an output pin of a synchronous clock.

"1" : P12 pin turns into an input pin of a synchronous clock.

Setup of a SRDY1 output enable bit (SRDY)

"0" : P13 pin can be used as a normal I/O pin.

"1" : P13 pin turns into a SRDY1 output pin.

(2) Serial I/O1 mode selection bit \rightarrow "0" :

Clock asynchronous (UART) type serial I/O is selected. • Setup of a serial I/O1 synchronous clock selection bit "0": P12 pin can be used as a normal I/O pin.

- "1": P12 pin turns into an input pin of an external clock.
- When clock asynchronous (UART) type serial I/O is selected, it functions P13 pin. It can be used as a normal I/O pin.

Note on Bus Collision Detection

When serial I/O1 is operating at half-duplex communication, set bus collision detection interrupt to be disabled.

Notes on Serial I/O2

1. I/O pin function when serial I/O2 is enabled

The pin functions of P06/SCLK2 and P07/SRDY2 are switched to as follows according to the setting values of a serial I/O2 mode selection bit (bit 6 of serial I/O2 control register (address 003016)) and a serial I/O2 synchronous clock selection bit (bit 2 of serial I/O2 control register).

(1) Serial I/O2 mode selection bit \rightarrow "1" :

Clock synchronous type serial I/O is selected.

- Setup of a serial I/O2 synchronous clock selection bit
- "0" : P06 pin turns into an output pin of a synchronous clock.
- "1" : P06 pin turns into an input pin of a synchronous clock.

Setup of a SRDY2 output enable bit (SRDY)

- "0" : P07 pin can be used as a normal I/O pin.
- "1" : P07 pin turns into a SRDY2 output pin.

(2) Serial I/O2 mode selection bit \rightarrow "0" :

Clock asynchronous (UART) type serial I/O is selected.

- Setup of a serial I/O2 synchronous clock selection bit
- "0": P06 pin can be used as a normal I/O pin.
- "1": P06 pin turns into an input pin of an external clock.
- When clock asynchronous (UART) type serial I/O is selected, it functions P07 pin. It can be used as a normal I/O pin.

RENESAS