E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	17
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f043ahh020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

• Writing 1 to the IRQE bit in the Interrupt Control Register

Interrupts are globally disabled by any of the following actions:

- Execution of a DI (disdb interrupt) instruction
- eZ8 CPU acknowledgement of an interrspetvice request from the Interrupt Controller
- Writing a 0 to the IRQE bit in the Interrupt Control Register
- Reset
- Execution of a trap instruction
- Illegal instruction trap
- Primary oscillator fail trap
- Watchdog oscillator fail trap

Interrupt Vectors and Priority

The Interrupt Controller supports ree levels of interrupt parity. Level 3 is the highest priority, level 2 is the second highest priority devel 1 is the lowest priority. If all of the interrupts are enabled with identical interrupt priority (all as leve 2 interrupts, for example), the interrupt priority is assigned m highest to lowest as specified <u>Tiable 34</u> on page 55. Level 3 interrupts are always assigned ber priority than level 2 interrupts and level 2 interrupts are assigned higher priority than level 1 interrupts. Within each interrupt priority level (level 1, level 2 or level 3) priority is assigned as specified in Table 34. Reset, Watchdog Timer interrupts (if enabled), primary oscillator fail traps, Watchdog oscillator fail traps and illegal instruction tsaplways have highest (level 3) priority.

Interrupt Assertion

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is not equal to the eZ8 CPU, the corresponding bit in the interrupt request register is added. Writing 0 to the corresponding bit in the interrupt request register clears the interrupt request.

Caution: Zilog recommends not using a coding style that clears bits in the Interrupt Request registers. All incoming interrupstreceived between execution of the first LDX command and the final LDX command are lost. See Example 1, which follows.

Example 1. A poor coding style that cansult in lost interrupt requests:

Interrupt Requ est 1 Register

The Interrupt Request 1 (IRQ1) Register, show Table 36, stores interrupt requests for both vectored and polled interrupts. When a **esque** sent to the Interrupt Controller, the corresponding bit in the IRQR egister becomes 1. If interrupts are globally enabled (i.e., vectored interrupts), the Interrupt Controllerspes an interrupt request the eZ8 CPU. If interrupts are globally disable de., polled interrupts), the Z8 CPU reads the Interrupt Request 1 Register to determine infy interrupt requests are pending.

Bit	7	7 6 5 4 3 2 1 0									
Field	PA7I	PA7I PA6CI PA5I PA4I PA3I PA2I PA1I PA0I									
RESET	0	0 0 0 0 0 0 0 0									
R/W	R/W	R/W									
Address	FC3H										
BIt	Description										
[7]	Port A7										
PA7I	0 = No interrupt request is pending for GPIO Port A.										
	1 = An interrupt request from GPIO Port A.										
[6]	Port A6 or Comparator Interrupt Request										
PA6CI	0 = No interrupt request is pending for GPIO Port A or comparator.										
	1 = An interrupt request from GPIO Port A or comparator.										
[5]	Port A Pin x Interrupt Request										
PAxI	0 = No interrupt request is pending for GPIO Port A pin x.										
	1 = An inter	rupt reques	t from GPIO	Port A pin x	is awaiting	service.					
Note: x inc	x indicates the specific GPIO port pin number (5–0).										

Table 36. Interrupt Request 1 Register (IRQ1)

Additionally, if the timer outputalternate function is nabled, the timer output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer reload. For the timer output to make a state nge at a ONE-SHOT me-out (rather than a single cycle pulse), first set the TPOL bit in the Timer Control Register to the start value before enabling ONE-SHOT ModAfter starting the timer, setPOL to the opposite bit value.

Observe the following steps to configurtimer for ONE-SHOT Mode and to initiate the count.

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for ONE-SHOT Mode
 - Set the prescale value
 - Set the initial output level (High or Low) if using the timer output alternate function
- 2. Write to the Timer High and Low Bytegisters to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt asset the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the timer output function, configuthe associated GPIO port pin for the timer output alternate function.
- 6. Write to the Timer Control Register conable the timer and initiate counting.

In ONE-SHOT Mode, the system clock always provides the timet.in the timer period is given by the following equation:

One-Shot Mode Time-Out Period (s) <u>Reload Value</u><u>Start ValueuPrescale</u> System Clock Frequency (Hz)

CONTINUOUS Mode

In CONTINUOUS Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers timer input is the system clock. Upon reaching the reload value, ettimer generates an interrutive count value in the Timer High and Low Byte registers is reset00001H and counting resumes. Additionally, if the timer output alternate function is enabled timer output pin chages state (from Low to High or from High to Low) at timer reload.

- 5. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing to the relevant interrupt regists. By default, the timer timer timer upt is generated for both input capture and reload events appropriate, configure the timer interrupt to be generated only at the input capture event mer reload event by setting TICONFIG field of the TxCTL1 Register.
- 6. Configure the associated GPIO port foir the timer input alternate function.
- 7. Write to the Timer Control Register conable the timer and initiate counting.

In CAPTURE Mode, the elapseighe between the timer startida the capture event is calculated using the following equation:

Capture Elapsed Time (s) <u>Capture Value</u> <u>Start ValueuPrescale</u> System Clock Frequency (Hz)

CAPTURE RESTART Mode

In CAPTURE RESTART Mode, the current timeerunt value is recoed when an acceptable external timer input trainion occurs. The capture count value is ritten to the timer PWM High and Low Byte registers. The timeput is the system ock. The TPOL bit in the Timer Control Register determines whether capture occurs on a rising edge or a falling edge of the timer input signal. When apture event occurs, interrupt is generated and the count value in the Timeghiand Low Byte registers is reset0001H; counting then resumes. The INARE bit in the TxCTL1 Registers set to indicate that the timer interrupt is caused by an input capture event.

If no capture event occurs, the timer countsouthe 16-bit compare value that is stored in the Timer Reload High and Low Byte registed son reaching the local value, the timer generates an interrupt, the covalue in the Timer High and Low Byte registers is reset to 0001H and counting resumes. The INPCAP bithe TxCTL1 Register is cleared to indicate that the timer interrupt is to an input capture event.

Observe the following steps to configure imer for CAPTURE RESTART Mode and to initiate the count.

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for CAPTURE RESERT Mode. Setting the mode also involves writing to TMODEHI bit in the TxCTL1 Register
 - Set the prescale value
 - Set the capture edge (risingfalling) for the timer input
- 2. Write to the Timer High and Low Byte restriction set the starting count value (typically 0001H).

Comparator Control Register Definition

The Comparator Control Register (CMPCTL) figures the comparator inputs and sets the value of the internal voltage referent Bee GPIO pin always used as positive comparator input.

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	INNSEL	REFLVL Reserved						
RESET	0	0	0	1	0	1	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F90H								
Bit	Description								
[7]	Reserved This bit is re	Reserved This bit is reserved and must be programmed to 0.							
[6] INNSEL	Signal Select for Negative Input 0 = internal reference disabled, GPIO pin used as negative comparator input. 1 = internal reference enabled as negative comparator input.								
[5:2] REFLVL	Internal Ref This referent $0000 = 0.0^{\circ}$ $0001 = 0.2^{\circ}$ $0010 = 0.4^{\circ}$ $0100 = 0.8^{\circ}$ $0100 = 0.8^{\circ}$ $0101 = 1.0^{\circ}$ $0110 = 1.2^{\circ}$ $0111 = 1.4^{\circ}$ $1000 = 1.6^{\circ}$ $1001 = 1.8^{\circ}$ 1010-1111 Reserved	ference Volt nce is indep V. V. V. V. V (Default). V. V. V. V. E Reserved	age Level endent of th	e ADC volta	ge reference	e.			
[1:0]	Reserved These bits are reserved and must be programmed to 00.								

Table 69. Comparator Control Register (CMP0)

Z8 Encore! [®] F083A Series Product Specification

1FFFH 🖵	T	 	Page 15	1FFFH 1E00H
	Sector 7		Page 14	1DFFH 1C00H
1C00H 18FFH		 	Page 13	1BFFH 1A00H
	Sector 6		Page 12	19FFH 1800H
1800H – 17FFH		 	Page 11	17FFH 1600H
1400H	Sector 5		Page 10	15FFH 1400H
13FFH		 	Page 9	13FFH
	Sector 4		Page 8	1200H 11FFH
1C00H 0FFFH	O satar 0	 	Page 7	1C00H 0FFFH
0С00Н	Sector 3		Page 6	0E00H 0DFFH
OBFFH		 	Page 5	0C00H 0BFFH
0800H	Sector 2	 	Page 4	0A00H 09FFH
07FFH			Page 3	0800H 07FFH
0400H	Sector 1	 	Page 2	0600H
03FFH	Sector 0		Page 1	0400H 03FFH
оооон		 	Page 0	0200H 0100H
				0000H

Figure 15. 8K Flash with NVDS

Data Memory Address Space

The Flash information area, including the Zillelash option bits, itsocated in the data memory address space. The Zitocore! F083A Series devices are configured by the Zilog Flash option bits to prevent the user fromiting to the eZ8 CPU data memory address space.

Flash Information Area

The Flash information areapshysically separate from programemory and is mapped to the address rangee00H to FE7FH. Not all of these addresses are user-accessible. Factory trim values for the VBO and internal precisionscillator, and factory calibration data for the ADC, are stored here.

Flash Control Register

The Flash Controller must be unlocked **gsine** Flash Control Register before programming or erasing Flash memory. Writing the sequeroce8CH, sequentially, to the Flash Control Register unlocks the ash Controller. When the Flash Controller is unlocked, Flash memory is enabled for mass erase or page erase by writing the appropriate enable command to the FCTLP.age erase applies only to the active age selected in the Flash Page Select Register. Mass erase is enabled only through the On-Chip Debugger. Writing an invalid value or an invadisequence returns the Flash **Coller** to its Locked state. The write-only Flash Control Register, shown in Table 73, shares its Register File address with the read-only Flash Status Register.

Bit	7	6	5	4	3	2	1	0
Field				FC	MD			
RESET	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Address				FF	8H			

Bit Description

[7:0] Flash Command

FCMD 73H = First unlock command.

8CH = Second unlock command.

95H = Page erase command (must be third command in sequence to initiate page erase).

63H = Mass erase command (must be third command in sequence to initiate mass erase).

5EH = Enable Flash Sector Protect Register access.

Bit	7	6	5	4	3	2	1	0
Field				TRMDR: Tr	rim Bit Data			
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FF7H							

Table 81. Trim Bit Data Register (TRMDR)

Flash Option Bit Address Space

The first two bytes of Flash program memory at addresses and 0001H are reserved for the user-programmable Flash option bits.

Flash Program Memo ry Address 0000H

Bit	7	6	5	4	3	2	1	0
Field	WDT_RES	WDT_AO	OSC_S	EL[1:0]	VBO_AO	FRP	Reserved	FWP
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Program Memory 0000H							
Note: U =	= Unchanged by Reset; R/W = Read/Write.							
Bit	Description							
[7]	Watchdog Timer Reset							
WDT_RES	S 0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally					globally		

Table 82. Flash Option Bits at Program Memory Address 0000H

	enabled for the eZ8 CPU to acknowledge the interrupt request. 1 = Watchdog Timer time-out causes a system reset. This is the default setting for unpro- grammed (erased) Flash.
[6]	Watchdog Timer Always On
WDT_AO	0 = On application of system power, Watchdog Timer is automatically enabled. Watchdog
	Timer cannot be disabled.

1 = Watchdog Timer is enabled on execution of the WDT instruction. Once enabled, the Watchdog Timer is disabled only by a reset. This is the default setting for unprogrammed (erased) Flash.

32

Note: The bit values used in Table 88 are sethetfactory; no calibration is required.

VBO_TRIM	Trigger Voltage Level
000	1.7
001	1.6
101	2.2
110	2.0
100	2.4
111	1.8

Table 89. VBO Trim Definition

The F083A Series' on-chiFlash memory only guaranteesite operations with a voltage supply over 2.7 V. Write operations be 2.7 V may cause unpredictable results.

Trim Bit Address 0006H

Bit	7	6	5	4	3	2	1	0		
Field	DivBy4	Reserved	DlyCtl1	DlyCtl2	DlyCtl3	Reserved	FilterSel1	FilterSel0		
RESET	0	1	0	0	0	1	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	Information Page Memory 0026H									
Note: U =	Unchanged b	by Reset; R/W	/ = Read/Writ	e.						
Bit	Description									
[7]	Output Frequency Selection									
DivBy4	0 = Output frequency is input frequency.									
	1 = Output frequency is 1/4 of the input frequency.									

Table 90. Trim Option Bits at 0006H (TCLKFLT)

Bit	Description
[7]	Output Frequency Selection
DivBy4	0 = Output frequency is input frequency.
	1 = Output frequency is 1/4 of the input frequency.
[6]	Reserved
	This bit is reserved and must be programmed to 1.
[5:3]	Delay Control
DlyCtlx	Filtered 3-bit pulse width selection. For 3.3V operation, see Table 91.
Notes: x ii	ndicates bit values 3–1; y indicates bit values 1–0.

>

Nonvolatile Data Storage

Z8 Encore! F083A Series devices contain an Woodatile Data Storage (NVDS) element of up to 100 bytes. This type of memory n perform over 100,000 write cycles.

Operation

The NVDS is implemented by special-purposilegZsoftware, which is stored in areas of program memory that are not accessible to user. These special prose routines use Flash memory to store data. These routines riporate a dynamic addressing scheme to maximize the write/erase endurance of Flash memory.

Note: Different members of the ZBncore! F083A Series feature multiple NVDS array sizes. For more details, see tZE Encore! F083A Series FalmPart Selection Guideection on page 2.

NVDS Code Interface

Two routines are required to access the NVDS: a write routine and **porteined**. Both of these routines are accessed with AaL instruction to a predefined address outside of program memory that is accessible to the **user** the NVDS address and data are single-byte values. In order to not disturb the **user**, these routines save the working register set before using it; therefore, 16 bytes of standard are required to preserve the site. After finishing the call to these routines, the working register set **b** and the user code is recovered.

During both read and write accesses to the NMDE rrupt service is not disabled. Any interrupts that occur during NVDS execution must not disturb the working register and existing stack contents; other othe

Use of the NVDS requires 16 bytes of available stack space. The contents of the working register set are saved before calling NVDS read or write routines.

For correct NVDS operation, the Flash Frequency registers must be programmed based on the system clock frequency. See <u>Phash Operation Timing Using the Flash Frequency</u> <u>Register</u>section on page 115.

Runtime Counter

The On-Chip Debugger contains a 16-bittime counter. It counts system clock cycles between breakpoints. The counter stats ting when the On-Chip Debugger leaves DEBUG Mode and stops counting when it estDEBUG Mode again or when it reaches the maximum count of FFFH.

On-Chip Debugger Commands

The host communicates to the On-Chip Debugger by sending OCD commands using the DBG interface. During normal operation, lona subset of the OCD commands are available. In DEBUG Mode, all OCD commands become available unless the user code and control registers are protected by programming Flash read protect option bit (FRP). The FRP prevents the coderine mory from being read **bo**f the Z8 Encore! F083A Series products. When this option is enabled protect commands are disabled. Table 96 offers a summary of the On-Chip Debugger commands that operate when the device is not in DEBUG Mode (normal operation operation) and the commands at the programming the FRP.

Debug Command	Command Byte	Enabled when not in DEBUG Mode?	Disabled by Flash Read Protect Option Bit
Read OCD Revision	00H	Yes	_
Reserved	01H	-	
Read OCD Status Register	02H	Yes	-
Read Runtime Counter	03H	-	-
Write OCD Control Register	04H	Yes	Cannot clear DBGMODE bit
Read OCD Control Register	05H	Yes	
Write Program Counter	06H	-	Disabled
Read Program Counter	07H	-	Disabled
Write Register	08H	_	Only writes of the Flash Memory Con- trol registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Con- trol register.
Read Register	09H	-	Disabled
Write Program Memory	0AH	_	Disabled
Read Program Memory	0BH	-	Disabled
Write Data Memory	0CH	-	Yes
Read Data Memory	0DH	_	_

Table 96. On-Chip Debugger Command Summary

Debug Command	Command Byte	Enabled when not in DEBUG Mode?	Disabled by Flash Read Protect Option Bit							
Read Program Memory CRC	0EH	-	-							
Reserved	0FH	_	-							
Step Instruction	10H	_	Disabled							
Stuff Instruction	11H	_	Disabled							
Execute Instruction	12H	_	Disabled							
Reserved	13H–FFH	_	_							

Table 96. On-Chip Debugger Command Summary (Continued)

In the following list of OCD commands, data and commansest from the host to the On-Chip Debugger are identified $BBG \leftarrow Command/Data$. Data sent from the On-Chip Debugger back to the host is identified $BBG \leftarrow Data$.

Read OCD Revision (00H). The read OCD revision command determines the version of the On-Chip Debugger. If OCD commands addeed, removed or changed, this revision number changes.

 $\begin{array}{l} \mathsf{DBG} \leftarrow \mathsf{00H} \\ \mathsf{DBG} \rightarrow \mathsf{OCDRev}[\mathsf{15:8}] \text{ (Major revision number)} \\ \mathsf{DBG} \rightarrow \mathsf{OCDRev}[\mathsf{7:0}] \text{ (Minor revision number)} \end{array}$

Read OCD Status Register (02H). The read OCD Status Register command reads the OCDSTAT register.

 $DBG \leftarrow 02H$ $DBG \rightarrow OCDSTAT[7:0]$

Read Runtime Counter (03H). The runtime counter counts system clock cycles in between breakpoints. The 16-bin time countercounts from 0000H and stops at the maximum count of FFFFH. The runtime counter is overwritten during the evritemory, read memory, write register, read register, readmoney CRC, step instruction, stuff instruction and execute instruction commands.

 $\begin{array}{l} \text{DBG} \leftarrow 03\text{H} \\ \text{DBG} \rightarrow \text{RuntimeCounter}[15:8] \\ \text{DBG} \rightarrow \text{RuntimeCounter}[7:0] \end{array}$

Write OCD Control Register (04H). The write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash read protect option bit is enabled, the DBGMODE bit(CDCT[7]) is set to 1 only, it cannot be cleared to 0. To return the device to normal operating mode, the device must be reset.

DBG ← 04H DBG ← OCDCTL[7:0]

Read OCD Control Register (05H). The read OCD Control Register command reads the value of the OCDCTL register.

the Watchdog Timer failure issetected. A very slow system clock results in very slow detection times.

Caution: It is possible to disable the clock failudetection circuitry as well as all functioning clock sources. In this case, the Z8 Enteries device ceases functioning and is recovered only by power-on-reset.

Oscillator Control Register Definitions

The following section provides bit definitions for the Oscillator Control Register.

Oscillator Control Register

The Oscillator Control Register (OSCCTL), show Table 100, endeds/disables the various oscillator circuits, enables/disables the fa detection/recovery circuitry and selects the primary oscillator, whice becomes the system clock.

The Oscillator Control Register must below ked before writing. Writing the two step sequence 7H followed by 18H to the Oscillator Control Register unlocks it. The register is locked at successful completion of a step write to the OSCCTL. Figure 21 on page 156 displays the oscillator control clock subiting flow. To determine the waiting times of various oscillator circuits, set and 118 on page 188.

Bit	7	6	5	4	3	2	0						
Field	INTEN	XTLEN	WDTEN	POFEN	WDFEN	SCKSEL							
RESET	1	0	1	0	0	0 0 0							
R/W	R/W	R/W	R/W	R/W	R/W	R/W R/W R/W							
Address	F86H												
Bit	Description												
[7] INTEN	Internal Precision Oscillator Enable 1 = Internal precision oscillator is enabled. 0 = Internal precision oscillator is disabled.												
[6] XTLEN	Crystal Oscillator Enable This setting overrides the GPIO register control for PA0 and PA1.												

Table 100. Oscillator Control Register (OSCCTL)

1 = Crystal oscillator is enabled.

0 = Crystal oscillator is disabled.

Notation	Description	Operand	Range
RA	Relative Address	Х	X represents an index in the range of +127 to -128 which is an offset relative to the address of the next instruction
rr	Working Register Pair	RRp	p = 0, 2, 4, 6, 8, 10, 12 or 14
RR	Register Pair	Reg	Reg. represents an even number in the range of 00H to FEH
Vector	Vector Address	Vector	Vector represents a number in the range of 00H to FFH
Х	Indexed	#Index	The register or register pair to be indexed is offset by the signed Index value (#Index) in a +127 to -128 range.

Table 104. Notational Shorthand (Continued)

Table 105 contains additional symbols that are used throughout the instruction summary and instruction set description sections.

Symbol	Definition
dst	Destination Operand
SIC	Source Operand
@	Indirect Address Prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flags Register
RP	Register Pointer
#	Immediate Operand Prefix
В	Binary Number Suffix
%	Hexadecimal Number Prefix
Н	Hexadecimal Number Suffix

Assignment of a value is indicated by armow, as shown in the following example.

dst←dst + src

This example indicates that the source datadided to the destination data; the result is stored in the destination location.

Table 111. Logical Instructions

Mnemonic	Operands	Instruction
AND	dst, src	Logical AND
ANDX	dst, src	Logical AND using extended addressing
СОМ	dst	Complement
OR	dst, src	Logical OR
ORX	dst, src	Logical OR using extended addressing
XOR	dst, src	Logical Exclusive OR
XORX	dst, src	Logical Exclusive OR using extended addressing

Table 112. Program Control Instructions

Mnemonic	Operands	Instruction
BRK	_	On-Chip Debugger Break
BTJ	p, bit, src, DA	Bit Test and Jump
BTJNZ	bit, src, DA	Bit Test and Jump if Non-Zero
BTJZ	bit, src, DA	Bit Test and Jump if Zero
CALL	dst	Call Procedure
DJNZ	dst, src, RA	Decrement and Jump Non-Zero
IRET	_	Interrupt Return
JP	dst	Jump
JP cc	dst	Jump Conditional
JR	DA	Jump Relative
JR cc	DA	Jump Relative Conditional
RET	—	Return
TRAP	vector	Software Trap

179)
-----	---

Assembly		Adc M	lress ode	Op Code(s)			Fla	ags			Fetch	Instr
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	Cycles
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	Х	*	*	Х	_	_	2	2
		IR		F1	_						2	3
TCM dst, src	(NOT dst) AND src	r	r	62	_	*	*	0	_	_	2	3
		r	lr	63	_						2	4
		R	R	64	_						3	3
		R	IR	65	_						3	4
		R	IM	66	_						3	3
		IR	IM	67	_						3	4
TCMX dst, src	(NOT dst) AND src	ER	ER	68	_	*	*	0	_	_	4	3
		ER	IM	69	_						4	3
TM dst, src	dst AND src	r	r	72	_	*	*	0	_	_	2	3
		r	lr	73	_						2	4
		R	R	74	_						3	3
		R	IR	75	_						3	4
		R	IM	76	_						3	3
		IR	IM	77	_						3	4
TMX dst, src	dst AND src	ER	ER	78	_	*	*	0	_	_	4	3
		ER	IM	79	_						4	3
TRAP Vector	$SP \leftarrow SP - 2$ @SP \leftarrow PC $SP \leftarrow SP - 1$ @SP ← FLAGS PC ← @Vector		Vector	F2	_	-	_	-	_	_	2	6
WDT				5F	-	-	_	_	-	_	1	2

Table 114. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Description (Continued)
Analog Input Select 000 = ANA0 input is selected for analog-to-digital conversion.
001 = ANA1 input is selected for analog-to-digital conversion.
010 = ANA2 input is selected for analog-to-digital conversion.
011 = ANA3 input is selected for analog-to-digital conversion.
100 = ANA4 input is selected for analog-to-digital conversion.
101 = ANA5 input is selected for analog-to-digital conversion.
110 = ANA6 input is selected for analog-to-digital conversion.
111 = ANA7 input is selected for analog-to-digital conversion.

Hex Address: F71

This address range is reserved.

Hex Address: F72

Table 148. ADC Data High Byte Register (ADCD_H)

Bit	7	6	5	4	3	2	1	0
Field		ADCDH						
RESET		X						
R/W		R						
Address	F72H							
Bit Position	Description							
[7:0]	ADC High Byte 00h–FFh = The last conversion output is held in the data registers until the next ADC conver-							

sion is completed.

Hex Address: F75

Table 151. ADC Sample Time (ADCST)

Bit	7	6	5	4	3	2	1	0	
Field	Reserved		ST						
RESET	0		1	1	1	1	1	1	
R/W	R/	W	R/W						
Address	F75H								
Bit									
Position	Description								
[7:6]	Reserved These bits are reserved and must be programmed to 00.								
[5:0] ST	Sample Time 0h-Fh = Sample/hold time in number of system clock periods to meet 1 us minimum.								

Hex Address: F76

Table 152. ADC Clock Pr escale Register (ADCCP)

Bit	7	6	5	4	3	2	1	0
Field	Reserved					DIV8	DIV4	DIV2
RESET	0					0	0	0
R/W	R/W							
Address	F76H							

Bit Position	Description
[0] DIV2	DIV2 0 = Clock is not divided 1 = System clock is divided by 2 for ADC clock
[1] DIV4	DIV4 0 = Clock is not divided 1 = System clock is divided by 4 for ADC clock
[2] DIV8	DIV8 0 = Clock is not divided 1 = System clock is divided by 8 for ADC clock
[7:3]	Reserved These bits are reserved and must be programmed to 00000.