



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f043ahj020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Low-Power Modes

The Z8 Encore! F083A Series products contain power saving features. The highest level of power reduction is provided by the STOP Mode. The next level of power reduction is provided by the HALT Mode.

Further power savings are implemented by disabling the individual peripheral blocks while in NORMAL Mode.

**Caution:** The user must not enable the pull-up register bits for unused GPIO pins, because these ports output by default to V<sub>SS</sub>. Unused GPIO pins include those missing on 20-pin packages and ADC-enabled 28-pin packages.

# **STOP Mode**

Executing the eZ8 CPU's STOP instruction places the device into STOP Mode. In STOP Mode, the operating characteristics are:

- Primary crystal oscillator and internal precision oscillator are stopped; XIN and XOUT (if previously enabled) are disabled and PA0/PA1 revert to the states programmed by the GPIO registers
- System clock is stopped
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- WDT's internal RC oscillator continues to operate if enabled by the Oscillator Control Register
- If enabled, the WDT logic continues to operate
- If enabled for operation in STOP Mode by the associated Flash option bit, the VBO protection circuit continues to operate
- All other on-chip peripherals are idle

To minimize the current in STOP Mode, all GPIO pins that are configured as digital inputs must be driven to  $V_{DD}$  when the pull-up register bit is enabled or to one of power rail ( $V_{DD}$  or GND) when the pull-up register bit is disabled. The device is brought out of STOP Mode using Stop Mode Recovery. For more information about Stop Mode Recovery, see the <u>Reset and Stop Mode Recovery</u> chapter on page 21.

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port C	PC0	Reserved		AFS1[0]: 0
		ANA4/CINP	ADC or comparator input	AFS1[0]: 1
	PC1	Reserved		AFS1[1]: 0
		ANA5/CINN	ADC or comparator input	AFS1[1]: 1
	PC2	Reserved		AFS1[2]: 0
		ANA6	ADC analog input	AFS1[2]: 1
	PC3	COUT	Comparator output	AFS1[3]: 0
		Reserved		AFS1[3]: 1
	PC4	Reserved		AFS1[4]: 0
				AFS1[4]: 1
	PC5	Reserved		AFS1[5]: 0
				AFS1[5]: 1
	PC6	Reserved		AFS1[6]: 0
				AFS1[6]: 1
	PC7	Reserved		AFS1[7]: 0
				AFS1[7]: 1
Port D	PD0	RESET	Default to be Reset function	N/A

#### Table 16. Port Alternate Function Mapping (Continued)

Note: Because there is only a single alternate function for each Port A and Port D (PD0) pin, the Alternate Function Set registers are not implemented for Port A and Port D (PD0). Enabling alternate function selections (as described in the Port A–D Alternate Function Subregisters section on page 42) automatically enables the associated alternate function.

# LED Drive Enable Register

The LED Drive Enable Register, shown in Table 31, activates the controlled current drive. The Alternate Function Register has no control over the LED function; therefore, setting the Alternate Function Register to select the LED function is not required. LEDEN bits [7:0] correspond to Port C bits [7:0], respectively.

Bit	7	6	5	4	3	2	1	0
Field	LEDEN[7:0]							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F82H							

Bit	Description
[7:0]	LED Drive Enable
LEDEN	These bits determine, which Port C pins are connected to an internal current sink.
	0 = Tristate the Port C pin.
	1 = Connect controlled current sink to the Port C pin.

• Writing 1 to the IRQE bit in the Interrupt Control Register

Interrupts are globally disabled by any of the following actions:

- Execution of a DI (disable interrupt) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the Interrupt Controller
- Writing a 0 to the IRQE bit in the Interrupt Control Register
- Reset
- Execution of a trap instruction
- Illegal instruction trap
- Primary oscillator fail trap
- Watchdog oscillator fail trap

## **Interrupt Vectors and Priority**

The Interrupt Controller supports three levels of interrupt priority. Level 3 is the highest priority, level 2 is the second highest priority and level 1 is the lowest priority. If all of the interrupts are enabled with identical interrupt priority (all as level 2 interrupts, for example), the interrupt priority is assigned from highest to lowest as specified in <u>Table 34</u> on page 55. Level 3 interrupts are always assigned higher priority than level 2 interrupts and level 2 interrupts are assigned higher priority than level 1 interrupts. Within each interrupt priority level (level 1, level 2 or level 3), priority is assigned as specified in Table 34. Reset, Watchdog Timer interrupts (if enabled), primary oscillator fail traps, Watchdog oscillator fail traps and illegal instruction traps always have highest (level 3) priority.

## **Interrupt Assertion**

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the interrupt request register is cleared. Writing 0 to the corresponding bit in the interrupt request register clears the interrupt request.

**Caution:** Zilog recommends not using a coding style that clears bits in the Interrupt Request registers. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost. See Example 1, which follows.

**Example 1.** A poor coding style that can result in lost interrupt requests:

Bit	7	6	5	4	3	2	1	0	
Field	PA7ENL	PA6CENL	PA5ENL	PA4ENL	<b>PA3ENL</b>	PA2ENL	PA1ENL	PA0ENL	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address				FC	5H				
Bit	Descrip	tion							
[7] PA7ENL	Port A I	nterrupt Re	quest Enab	le Low Bit					
[6] PA6CENL	Port A C	Port A Comparator Interrupt Request Enable Low Bit							
[5:0] PAxENL	Port A I	Port A Interrupt Request Enable Low Bits							
-									

#### Table 43. IRQ1 Enable Low Bit Register (IRQ1ENL)

Note: x indicates register bits 5–0.

## **IRQ2 Enable High and Low Bit Registers**

Table 44 indicates priority control for the IRQ2 Register. The IRQ2 Enable High and Low Bit registers, shown in Tables 45 and 46, form a priority-encoded enabling service for interrupts in the Interrupt Request 2 Register. Priority is generated by setting the appropriate bits in each register.

IRQ2ENH[x]	IRQ2ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High
Note: x indicates	s register bits 7–0.		

#### Table 44. IRQ2 Enable and Priority Encoding

# **Timers**

Z8 Encore! F083A Series products contain up to two 16-bit reloadable timers that are used for timing, event counting or generation of pulse width modulated (PWM) signals. The timers features include:

- 16-bit reload counter
- Programmable prescaler with prescale values ranging from 1 to 128
- PWM output generation
- Capture and compare capability
- External input pin for timer input, clock gating or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency
- Timer output pin
- Timer interrupt

# Architecture

Figure 10 displays the architecture of the timers.

Additionally, if the timer output alternate function is enabled, the timer output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer reload. For the timer output to make a state change at a ONE-SHOT time-out (rather than a single cycle pulse), first set the TPOL bit in the Timer Control Register to the start value before enabling ONE-SHOT Mode. After starting the timer, set TPOL to the opposite bit value.

Observe the following steps to configure a timer for ONE-SHOT Mode and to initiate the count.

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for ONE-SHOT Mode
  - Set the prescale value
  - Set the initial output level (High or Low) if using the timer output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the timer output function, configure the associated GPIO port pin for the timer output alternate function.
- 6. Write to the Timer Control Register to enable the timer and initiate counting.

In ONE-SHOT Mode, the system clock always provides the timer input. The timer period is given by the following equation:

One-Shot Mode Time-Out Period (s) =  $\frac{(\text{Reload Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$ 

#### **CONTINUOUS Mode**

In CONTINUOUS Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Additionally, if the timer output alternate function is enabled, the timer output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps to configure a timer for CONTINUOUS Mode and to initiate the count.

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for CONTINUOUS Mode
  - Set the prescale value
  - If using the timer output alternate function, set the initial output level ((High or Low))
- 2. Write to the Timer High and Low Byte registers to set the starting count value (usually 0001H). This write only affects the first pass in CONTINUOUS Mode. After the first timer reload in CONTINUOUS Mode, counting always begins at the reset value of 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Enable the timer interrupt (if appropriate) and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin (if using the timer output function) for the timer output alternate function.
- 6. Write to the Timer Control Register to enable the timer and initiate counting.

In CONTINUOUS Mode, the system clock always provides the timer input. The timer period is given by the following equation:

Continuous Mode Time-Out Period (s) =  $\frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$ 

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, use the ONE-SHOT Mode equation to determine the first time-out period.

#### COUNTER Mode

In COUNTER Mode, the timer counts input transitions from a GPIO port pin. The timer input is taken from the GPIO port pin: timer input alternate function. The TPOL bit in the Timer Control Register determines whether the count occurs on the rising edge or the falling edge of the timer input signal. In COUNTER Mode, the prescaler is disabled.

**Caution:** The input frequency of the timer input signal must not exceed one-fourth the system clock frequency.

# ADC Data Low Bits Register

The ADC Data Low Bits Register, shown in Table 65, contain the lower bits of the ADC output as well as an overflow status bit. Access to the ADC Data Low Bits Register is read-only. Reading the ADC Data High Byte Register latches lower bits of the ADC in the ADC Low Bits Register.

Bit	7	6	5	4	3	2	1	0
Field	ADC	CDL	Reserved					
RESET	>	K	Х					
R/W	F	र	R					
Address				F7	3H			

Table 65.	ADC Data	Low Bits	Register	(ADCD_L)
-----------	----------	----------	----------	----------

Bit	Description
[7:6]	ADC Low Bits 00–11b = These bits are the two least significant bits of the 10-bit ADC output. These bits are undefined after a reset. The low bits are latched into this register whenever the ADC Data High Byte Register is read.
[5:0]	<b>Reserved</b> These bits are reserved and must be programmed to 000000.

# Flash Memory

The products in the Z8 Encore! F083A Series features either 4KB (4096 bytes with NVDS) or 8KB (8192 bytes with NVDS) of nonvolatile Flash memory with read/write/ erase capability. The Flash memory is programmed and erased in-circuit by either user code or through the On-Chip Debugger.

The Flash memory array is arranged in pages with 512-bytes per page. The 512-byte page is the minimum Flash block size that is erased. Each page is divided into eight rows of 64 bytes.

For program/data protection, Flash memory is also divided into sectors. In the Z8 Encore! F083A Series, each sector maps to one page for 4KB devices and two pages for 8KB devices.

The first two bytes of the Flash program memory are used as Flash option bits. For details, see *the* <u>Flash Option Bits</u> chapter on page 124.

Table 70 describes the Flash memory configuration for each device in the Z8 Encore! F083A Series. Figures 14 and 15 display the Flash memory arrangement.

Part Number	Flash Size KB (Bytes)	Flash Pages	Program Memory Addresses	Flash Sector Size (bytes)
Z8F083A	8 (8196)	16	0000H–1FFFH	1024
Z8F043A	4 (4096)	8	0000H-0FFFH	512

#### Table 70. Z8 Encore! F083A Series Flash Memory Configurations

# Flash Option Bit Control Register Definitions

This section briefly describes the features of the Trim Bit Address and Data registers.

# **Trim Bit Address Register**

The Trim Bit Address Register, shown in Table 79, contains the target address to access the trim option bits. Trim bit addresses in the range (00H-1FH) map to the information area addresses (20H to 3FH) listed in Table 80.

Bit	7	6	5	4	3	2	1	0
Field		TRMADR: Trim Bit Address (00H to 1FH)						
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FF6H						

### Table 79. Trim Bit Address Register (TRMADR)

#### Table 80. Trim Bit Address Map

Trim Bit Address	Information Area Address
00H	20H
01H	21H
02H	22H
03H	23H
:	:
1FH	3FH

# **Trim Bit Data Register**

The Trim Bit Data Register, shown in Table 81, contains the read or write data to access the trim option bits.

- Watchdog Timer reset
- Asserting the **RESET** pin Low to initiate a reset
- Driving the DBG pin Low while the device is in STOP Mode initiates a system reset

## **OCD Data Format**

The OCD interface uses the asynchronous data format defined for RS-232. Each character is transmitted as 1 start bit, 8 data bits (least-significant bit first) and 1 stop bit. See Figure 20.

	START	D0	D1	D2	D3	D4	D5	D6	D7	STOP
--	-------	----	----	----	----	----	----	----	----	------

#### Figure 20. OCD Data Format

## **OCD** Autobaud Detector/Generator

To run over a range of baud rates (data bits per second) with various system clock frequencies, the On-Chip Debugger contains an autobaud detector/generator. After a reset, the OCD is idle until it receives data. The OCD requires that the first character sent from the host is the character 80H. The character 80H has eight continuous bits low (one Start bit plus 7 data bits), framed between high bits. The autobaud detector measures this period and sets the OCD baud rate generator accordingly.

The autobaud detector/generator is clocked by the system clock. The minimum baud rate is the system clock frequency divided by 512. For optimal operation with asynchronous datastreams, the maximum recommended baud rate is the system clock frequency divided by 8. The maximum possible baud rate for asynchronous datastreams is the system clock frequency divided by 4, but this theoretical maximum is possible only for low noise designs with clean signals. Table 95 lists minimum and recommended maximum baud rates for sample crystal frequencies.

System Clock Frequency (MHz)	Recommended Maximum Baud Rate (kbps)	Recommended Standard PC Baud Rate (bps)	Minimum Baud Rate (kbps)
20.0	2500.0	1,843,200	39
1.0	125.0	115,200	1.95
0.032768 (32kHz)	4.096	2400	0.064

#### Table 95. OCD Baud-Rate Limits

Table 97.	<b>OCD</b> Control	Register (	(OCDCTL)
		riegister (	

						,					
Bit	7	6	5	4	3	2	1	0			
Field	DBGMODE	BRKEN	DBGACK		Res	erved		RST			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R	R	R	R	R/W			
Bit	Descriptio	on									
[7] DBGMOD											
[6] BRKEN	are disable when a BR cally set to 0 = Breakp	ntrols the be ed and the E K instruction	BRK instructi n is decode sabled.	on behaves	similar to a	an NOP inst	By default, br ruction. If thi . register is a	is bit is 1			
[5] DBGACK	This bit en Debug ack 0 = Debug	nowledge o acknowled	ebug acknov	FH) to the he			, the OCD so	ends a			
[4:1]	Reserved These bits	are reserve	ed and must	be program	nmed to 000	00.					
[0] RST	POR sequ matically c 0 = No effe	ence with th leared to 0 ect.	ne exceptior at the end c	h that the Or	n-Chip Deb		es through a reset. This l				

1	74
---	----

Assembly			ress de	Op Code(s)			Fla	igs			- Fetch	Instr.
Mnemonic	Symbolic Operation	dst src		(Hex)	С	Ζ	S	V	D	Н	Cycles	
DA dst	$dst \gets DA(dst)$	R		40	*	*	*	Х	_	_	2	2
		IR		41	_						2	3
DEC dst	dst ← dst - 1	R		30	_	*	*	*	-	-	2	2
		IR		31	_						2	3
DECW dst	dst ← dst - 1	RR		80	_	*	*	*	_	_	2	5
		IRR		81	_						2	6
DI	$IRQCTL[7] \leftarrow 0$			8F	_	_	_	_	_	_	1	2
DJNZ dst, RA	$dst \leftarrow dst - 1$ if dst $\neq 0$ PC $\leftarrow$ PC + X	r		0A-FA	-	_	_	_	_	_	2	3
El	IRQCTL[7] ← 1			9F	_	_	_	_	_	_	1	2
HALT	HALT Mode			7F	_	_	_	-	_	_	1	2
INC dst	dst ← dst + 1	R		20	_	*	*	_	_	_	2	2
		IR		21	-						2	3
		r		0E-FE	_						1	2
INCW dst	dst ← dst + 1	RR		A0	_	*	*	*	_	_	2	5
		IRR		A1	_						2	6
IRET	$FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ $IRQCTL[7] \leftarrow 1$			BF	*	*	*	*	*	*	1	5
JP dst	$PC \gets dst$	DA		8D	-	_	_	-	_	_	3	2
		IRR		C4							2	3
JP cc, dst	if cc is true PC ← dst	DA		0D-FD	-	-	-	-	_	_	3	2

#### Table 114. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

\* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 =Set to 1.

177	
-----	--

Assembly			ress ode	Op ₋ Code(s)	Flags					Fetch	Instr.	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н		Cycles
ORX dst, src	$dst \gets dst \ OR \ src$	ER	ER	48	-	*	*	0	_	_	4	3
	-	ER	IM	49	_						4	3
POP dst	dst ← @SP	R		50	_	_	_	_	_	_	2	2
	$SP \leftarrow SP + 1$	IR		51	_						2	3
POPX dst	dst $\leftarrow @SP$ SP $\leftarrow$ SP + 1	ER		D8	-	_	_	_	_	_	3	2
PUSH src	$SP \leftarrow SP - 1$	R		70	_	_	_	_	_	_	2	2
	$@SP \leftarrow src$	IR		71	_						2	3
	-	IM		IF70	-						3	2
PUSHX src	$SP \leftarrow SP - 1$ @SP ← src	ER		C8	-	-	_	-	-	-	3	2
RCF	C ← 0			CF	0	_	_	-	_	_	1	2
RET	$\begin{array}{l} PC \leftarrow @SP \\ SP \leftarrow SP + 2 \end{array}$			AF	-	_	_	-	_	_	1	4
RL dst		R		90	*	*	*	*	_	_	2	2
	C D7 D6 D5 D4 D3 D2 D1 D0 dst	IR		91	_						2	3
RLC dst		R		10	*	*	*	*	_	_	2	2
	C T D7 D6 D5 D4 D3 D2 D1 D0	IR		11	_						2	3
RR dst		R		E0	*	*	*	*	_	_	2	2
	$\blacktriangleright D7 D6 D5 D4 D3 D2 D1 D0 \rightarrow C$ dst	IR		E1	_						2	3
RRC dst		R		C0	*	*	*	*	-	_	2	2
	► D7 D6 D5 D4 D3 D2 D1 D0 ► C dst	IR		C1	_						2	3

#### Table 114. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

\* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

## Hex Addresses: F87–F8F

This address range is reserved.

# Comparator 0

For more information about the Comparator Register, see the <u>Comparator Control Register Definition</u> section on page 109.

#### Hex Address: F90

Bit	7	6	5	4	3	2	1	0			
Field	Reserved	INNSEL		REF	Rese	erved					
RESET	0	0	0	1	0	1	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Address			F90H								

#### Table 158. Comparator Control Register (CMP0)

#### Hex Addresses: F91–FBF

This address range is reserved.

# **Interrupt Controller**

For more information about the Interrupt Control registers, see the <u>Interrupt Control Reg-</u> <u>ister Definitions</u> section on page 58.

### Hex Address: FC0

Bit	7	6	5	4	3	2	1	0			
Field	Reserved	T1I	TOI	Reserved	Reserved	Reserved	Reserved	ADCI			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		FC0H									

#### Table 159. Interrupt Request 0 Register (IRQ0)

### Hex Address: FC5

Bit	7	6	5	4	3	2	1	0		
Field	PA7ENL	PA6CENL	PA5ENL	PA4ENL	<b>PA3ENL</b>	PA2ENL	PA1ENL	PA0ENL		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FC5H								

#### Hex Address: FC6

#### Table 165. Interrupt Request 2 Register (IRQ2)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				PC3I	PC2I	PC1I	PC0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FC6H						

## Hex Address: FC7

#### Table 166. IRQ2 Enable High Bit Register (IRQ2ENH)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				C3ENH	C2ENH	C1ENH	C0ENH
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FC7H						

#### Hex Address: FC8

#### Table 167. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0	
Field	Reserved				C3ENL	C2ENL	C1ENL	C0ENL	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FC8H							

#### Hex Address: FDF

Table 185.	Port D	Output	Data	Register	(PDOUT)
	IOIUD	Output	Data	Register	

Bit	7	6	5	4	3	2	1	0		
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FDFH								

#### Hex Addresses: FE0–FEF

This address range is reserved.

# Watchdog Timer (WDT)

For more information about the Watchdog Timer registers, see the <u>Watchdog Timer Con-</u> trol Register Definitions section on page 95.

#### Hex Address: FF0

This register address is shared with the read-only Reset Status Register.

Table 186. Watchdog Timer Control Register (WDTCTL)

Bit	7	6	5	4	3	2	1	0		
Field		WDTUNLK								
RESET	Х	Х	Х	Х	Х	Х	Х	Х		
R/W	W	W	W	W	W	W	W	W		
Address		FF0H								

Bit	7	6	5	4	3	2	1	0	
Field	POR	STOP	WDT	EXT	Reserved				
RESET	See <u>Table 12</u> on page 29			0	0	0	0	0	
R/W	R	R R R R R R				R			
Address		FF0H							

#### Table 187. Reset Status Register (RSTSTAT)

## Hex Address: FFA

## Table 197. Flash Frequency High Byte Register (FFREQH)

Bit	7	6	5	4	3	2	1	0			
Field		FFREQH									
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		FFAH									

## Hex Address: FFB

## Table 198. Flash Frequency Low Byte Register (FFREQL)

Bit	7	6	5	4	3	2	1	0		
Field	FFREQL									
RESET		0								
R/W		R/W								
Address		FFBH								

227

# Index

## **Numerics**

10-bit ADC 4

# Α

absolute maximum ratings 184 AC characteristics 188 ADC 166 block diagram 99 overview 98 ADC Channel Register 1 (ADCCTL) 102 ADC Data High Byte Register (ADCDH) 103 ADC Data Low Bit Register (ADCDL) 104, 105, 106, 107, 211 **ADCX 166** ADD 166 add - extended addressing 166 add with carry 166 add with carry - extended addressing 166 additional symbols 165 address space 14 **ADDX 166** analog block/PWM signal synchronization 100 analog block/PWM signal zynchronization 100 analog signals 11 analog-to-digital converter overview 98 AND 169 **ANDX 169** architecture voltage measurements 98 arithmetic instructions 166 assembly language programming 162 assembly language syntax 163

## В

B 165 b 164 BCLR 167 binary number suffix 165 **BIT 167** bit 164 clear 167 manipulation instructions 167 set 167 set or clear 167 swap 167 test and jump 169 test and jump if non-zero 169 test and jump if zero 169 bit jump and test if non-zero 166 bit swap 170 block diagram 3 block transfer instructions 167 **BRK 169 BSET 167** BSWAP 167, 170 **BTJ 169** BTJNZ 166, 169 **BTJZ 169** 

# С

calibration and compensation, motor control measurements 101 CALL procedure 169 capture mode 89, 90 capture/compare mode 89 cc 164 **CCF 168** characteristics, electrical 184 clear 168 **CLR 168** COM 169 compare 89 compare - extended addressing 166 compare mode 89 compare with carry 166 compare with carry - extended addressing 166