



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | | |
|----------------------------|---|--|
| Product Status | Active | |
| Core Processor | eZ8 | |
| Core Size | 8-Bit | |
| Speed | 20MHz | |
| Connectivity | - | |
| Peripherals | Brown-out Detect/Reset, LED, POR, PWM, WDT | |
| Number of I/O | 23 | |
| Program Memory Size | 4KB (4K x 8) | |
| Program Memory Type | FLASH | |
| EEPROM Size | - | |
| RAM Size | 256 x 8 | |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V | |
| Data Converters | A/D 8x10b | |
| Oscillator Type | Internal | |
| Operating Temperature | 0°C ~ 70°C (TA) | |
| Mounting Type | Surface Mount | |
| Package / Case | 28-VFQFN Exposed Pad | |
| Supplier Device Package | 28-QFN (5x5) | |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8f043aqj020sg | |

| Calibration and Compensation | . 101 |
|--|-------|
| ADC Control Register Definitions | . 102 |
| ADC Control Register 0 | . 102 |
| ADC Data High Byte Register | . 103 |
| ADC Data Low Bits Register | . 104 |
| Sample Settling Time Register | . 105 |
| Sample Time Register | . 106 |
| ADC Clock Prescale Register | . 107 |
| Comparator | 108 |
| Operation | |
| Comparator Control Register Definition | |
| , | |
| Flash Memory | |
| Data Memory Address Space | |
| Flash Information Area | |
| Operation | |
| Flash Operation Timing Using the Flash Frequency Registers | |
| Flash Code Protection Against External Access | |
| Flash Code Protection Against Accidental Program and Erasure | |
| Byte Programming | |
| Page Erase | . 118 |
| Mass Erase | . 118 |
| Flash Controller Bypass | . 118 |
| Flash Controller Behavior in Debug Mode | . 118 |
| NVDS Operational Requirements | . 119 |
| Flash Control Register Definitions | . 119 |
| Flash Control Register | . 120 |
| Flash Status Register | . 121 |
| Flash Page Select Register | . 121 |
| Flash Sector Protect Register | . 122 |
| Flash Frequency High and Low Byte Registers | . 123 |
| Flash Option Bits | 124 |
| Operation | |
| Option Bit Configuration by Reset | |
| Option Bit Types | |
| Flash Option Bit Control Register Definitions | |
| Trim Bit Address Register | |
| Trim Bit Address Register | |
| Flash Option Bit Address Space | |
| Flash Program Memory Address 0000H | |
| Flash Program Memory Address 0000H | |
| riash Flogram Memory Address 0001ff | . 128 |

Z8 Encore!® F083A Series Product Specification

χi

| Figure 27. | Second Op Code Map after 1FH | 183 |
|------------|--|-----|
| Figure 28. | I_{CC} versus System Clock Frequency (HALT Mode) | 187 |
| Figure 29. | I_{CC} versus System Clock Frequency (NORMAL Mode) | 187 |
| Figure 30. | Port Input Sample Timing | 194 |
| Figure 31. | GPIO Port Output Timing | 195 |
| Figure 32. | On-Chip Debugger Timing | 196 |
| Figure 33 | Flash Current Diagram | 197 |

Overview

Zilog's Z8 Encore! MCU family of products are the first in a line of Zilog microcontroller products based on the 8-bit eZ8 CPU. The Z8 Encore! F083A Series products expand on Zilog's extensive line of 8-bit microcontrollers. The Flash in-circuit programming capability allows for faster development time and program changes in the field. The new eZ8 CPU is upward-compatible with existing Z8 CPU instructions. The rich peripheral set of Z8 Encore! F083A Series makes it suitable for a variety of applications including motor control, security systems, home appliances, personal electronic devices and sensors.

Features

Z8 Encore! F083A Series MCU include the following key features:

- 20MHz eZ8 CPU
- Up to 8KB Flash memory with in-circuit programming capability
- Up to 256 B register RAM
- 100 B nonvolatile data storage (NVDS)
- Up to 23 I/O pins depending upon package
- Internal precision oscillator (IPO)
- External crystal oscillator
- Two enhanced 16-bit timers with capture, compare and PWM capability
- Watchdog Timer (WDT) with dedicated internal RC oscillator
- Single-pin, On-Chip Debugger (OCD)
- Fast 8-channel, 10-bit Analog-to-Digital Converter (ADC)
- On-chip analog comparator
- Up to 17 interrupt sources
- Voltage Brown-Out protection (VBO)
- Power-On Reset (POR)
- 2.7 V to 3.6 V operating voltage
- Up to thirteen 5 V-tolerant input pins
- 20-pin and 28-pin packages




Figure 4. Z8F083A Series in 20-Pin QFN Package

Table 8. Register File Address Map (Continued)

| Address (Hex |) Register Description | Mnemonic | Reset (Hex) | Page # |
|----------------|---------------------------------------|----------|-------------|---------------------|
| Trim Bit Cont | rol | | | |
| FF6 | Trim Bit Address | TRMADR | 00 | 126 |
| FF7 | Trim Data | TRMDR | XX | 127 |
| Flash Memory | / Controller | | | |
| FF8 | Flash Control | FCTL | 00 | 120 |
| FF8 | Flash Status | FSTAT | 00 | 121 |
| FF9 | Flash Page Select | FPS | 00 | 122 |
| | Flash Sector Protect | FPROT | 00 | 122 |
| FFA | Flash Programming Frequency High Byte | FFREQH | 00 | 123 |
| FFB | Flash Programming Frequency Low Byte | FFREQL | 00 | 123 |
| eZ8 CPU | | | | |
| FFC | Flags | _ | XX | Refer to the |
| FFD | Register Pointer | RP | XX | eZ8 CPU |
| FFE | Stack Pointer High Byte | SPH | XX | Core User Manual |
| FFF | Stack Pointer Low Byte | SPL | XX | (UM0128) |
| Note: XX = Uno | defined. | | | |

Port A-D High Drive Enable Subregisters

The Port A–D High Drive Enable Subregister, shown in Table 24, is accessed through the Port A–D Control Register by writing 04H to the Port A–D Address Register. Setting the bits in the Port A–D High Drive Enable subregisters to 1 configures the specified port pins for high-output current drive operation. The Port A–D High Drive Enable Subregister affects the pins directly and, as a result, alternate functions are also affected.

Table 24. Port A–D High Drive Enable Subregisters (PxHDE)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-----------|--------------|-------------|---------------|---------------|--------------|--------------|----------|
| Field | PHDE7 | PHDE6 | PHDE5 | PHDE4 | PHDE3 | PHDE2 | PHDE1 | PHDE0 |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | If 04H ir | n Port A–D A | Address Reg | jister, acces | sible througl | h the Port A | –D Control F | Register |

| Bit | Description | | | | | |
|------------|---|--|--|--|--|--|
| [7:0] | Port High Drive Enable | | | | | |
| PHDEx | 0 = The port pin is configured for standard output current drive. | | | | | |
| | 1 = The port pin is configured for high output current drive. | | | | | |
| Note: x ir | Note: x indicates the specific GPIO port pin number (7–0). | | | | | |

Interrupt Controller

The Interrupt Controller on the Z8 Encore! F083A Series products prioritizes the interrupt requests from the on-chip peripherals and the GPIO port pins. The features of the Interrupt Controller include the following:

- Seventeen interrupt sources using sixteen unique interrupt vectors
 - Twelve GPIO port pin interrupt sources
 - Five on-chip peripheral interrupt sources (the comparator output interrupt shares one interrupt vector with PA6)
- Flexible GPIO interrupts
 - Eight selectable rising- and falling-edge GPIO interrupts
 - Four dual-edge interrupts
- Three levels of individually-programmable interrupt priority
- Watchdog Timer is configured to generate an interrupt

Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start an interrupt service routine (ISR). Usually, this interrupt service routine is involved with the exchange of data, status information or control information between the CPU and the interrupting peripheral. When the service routine is completed, the CPU returns to the operation from which it was interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the Interrupt Controller has no effect on operation. For more information regarding interrupt servicing by the eZ8 CPU, refer to the eZ8 CPU Core User Manual (UM0128), available for download on www.zilog.com.

Interrupt Vector Listing

Table 34 lists the interrupts available in order of priority. The interrupt vector is stored with the most-significant byte (MSB) at the even program memory address and the least-significant byte (LSB) at the odd program memory address.

)

Note: Some port interrupts are not available on the 20-pin and 28-pin packages. The ADC interrupt is unavailable on devices not containing an ADC.

Timer 0–1 Control Registers

The Timer Control registers are 8-bit read/write registers that control the operation of their associated counter/timers.

Time 0-1 Control Register 0

The Timer Control Register 0 (TxCTL0) and the Timer Control Register 1 (TxCTL1) determine the timer operating mode. It also includes a programmable PWM deadband delay, two bits to configure timer interrupt definition and a status bit to identify, if the most recent timer interrupt is caused by an input capture event.

Table 56. Timer 0-1 Control Register 0 (TxCTL0)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---------|------|------|----------|------|-----|-----|--------|
| Field | TMODEHI | TICO | NFIG | Reserved | PWMD | | | INPCAP |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | | | | F06H, | F0EH | | | |

| Bit | Description |
|-------------------|---|
| [7] TMODEHI | Timer Mode High Bit This bit, along with the TMODE field in the TxCTL1 Register, determines the operating mode of the timer; it is the most significant bit of the timer mode selection value. For more details, see Timer 0-1 Control Register 1 on page 88. |
| [6:5] TICONFIG | Timer Interrupt Configuration This field configures timer interrupt definition. 0x = Timer interrupt occurs on all of the defined reload, compare and input events. 10 = Timer interrupt occurs only on defined input Capture/Deassertion events. 11 = Timer interrupt occurs only on defined Reload/Compare events. |
| [4] | Reserved This bit is reserved and must be programmed to 0. |
| [3:1] PWMD | PWM Delay Value This field is a programmable delay to control the number of system clock cycles delay before the timer output and the timer output complement are forced to their active state. 000 = No delay. 001 = 2-cycle delay. 010 = 4-cycle delay. 011 = 8-cycle delay. 100 = 16-cycle delay. 101 = 32-cycle delay. 110 = 64-cycle delay. 111 = 128-cycle delay. |

WDT Reset in Normal Operation

If configured to generate a reset when a time-out occurs, the Watchdog Timer forces the device into the system Reset state. The WDT status bit in the Watchdog Timer Control Register is set to 1. For more details about system reset, see *the* Reset and Stop Mode Recovery chapter on page 21.

WDT Reset in STOP Mode

If configured to generate a reset when a time-out occurs and the device is in STOP Mode, the Watchdog Timer initiates a Stop Mode Recovery. Both the WDT status bit and the STOP bit in the Watchdog Timer Control Register are set to 1 following WDT time-out in STOP Mode. For more details, see *the* Reset and Stop Mode Recovery chapter on page 21.

Watchdog Timer Reload Unlock Sequence

Writing the unlock sequence to the Watchdog Timer (WDTCTL) Control Register address, unlocks the three Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) to allow changes to the time-out period. These write operations to the WDTCTL Register address produce no effect on the bits in the WDTCTL Register. The locking mechanism prevents spurious writes to the reload registers. The following sequence is required to unlock the Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) for write access.

- 1. Write 55H to the Watchdog Timer Control Register (WDTCTL).
- 2. Write AAH to the Watchdog Timer Control Register (WDTCTL).
- 3. Write the Watchdog Timer reload upper byte register (WDTU).
- 4. Write the Watchdog Timer reload high byte register (WDTH).
- 5. Write the Watchdog Timer reload low byte register (WDTL).

All three Watchdog Timer Reload registers must be written in the order listed above. There must be no other register writes between each of these operations. If a register write occurs, the lock state machine resets and no further writes occurs unless the sequence is restarted. The value in the Watchdog Timer reload registers is loaded into the counter when the Watchdog Timer is first enabled and every time a WDT instruction is executed.

Comparator

Z8 Encore! F083A Series devices feature a general purpose comparator that compares two analog input signals. A GPIO (CINP) pin provides the positive comparator input. The negative input (CINN) is taken from either an external GPIO pin or from an internal reference. The output is available as an interrupt source or is routed to an external pin using the GPIO multiplex. The comparator includes the following features:

- Positive input is connected to a GPIO pin
- Negative input is connected to either a GPIO pin or an programmable internal reference
- Output is either an interrupt source or an output to an external pin

Operation

One of the comparator inputs is connected to an internal reference, which is a user selectable reference and is user programmable with 200 mV resolution.

The comparator may be powered down to save supply current. For more details, see *the* Power Control Register 0 *section on page 32*.

Caution: As a result of the propagation delay of the comparator, Zilog does not recommend enabling the comparator without first disabling interrupts and waiting for the comparator output to settle. This delay prevents spurious interrupts after comparator enabling.

The following sample code shows how to safely enable the comparator:

```
di
ld cmp0
nop
nop ; wait for output to settle
clr irq0 ; clear any spurious interrupts pending
ei
```

Comparator Control Register Definition

The Comparator Control Register (CMPCTL) configures the comparator inputs and sets the value of the internal voltage reference. The GPIO pin always used as positive comparator input.

Table 69. Comparator Control Register (CMP0)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----------|--------|-----|-----|----------|-----|-----|-----|
| Field | Reserved | INNSEL | | REF | Reserved | | | |
| RESET | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | | F90H | | | | | | |

| Bit | Description |
|-----------------|--|
| [7] | Reserved This bit is reserved and must be programmed to 0. |
| [6] INNSEL | Signal Select for Negative Input |
| [5:2] REFLVL | Internal Reference Voltage Level This reference is independent of the ADC voltage reference. 0000 = 0.0 V. 0001 = 0.2 V. 0010 = 0.4 V. 0011 = 0.6 V. 0100 = 0.8 V. 0101 = 1.0 V (Default). 0110 = 1.2 V. 0111 = 1.4 V. 1000 = 1.6 V. 1010-1111 = Reserved. |
| [1:0] | Reserved These bits are reserved and must be programmed to 00. |

Note: The bit values used in Table 88 are set at the factory; no calibration is required.

Table 89. VBO Trim Definition

| VBO_TRIM | Trigger Voltage Level |
|----------|--------------------------|
| 000 | 1.7 |
| 001 | 1.6 |
| 101 | 2.2 |
| 110 | 2.0 |
| 100 | 2.4 |
| 111 | 1.8 |

The F083A Series' on-chip Flash memory only guarantees write operations with a voltage supply over 2.7 V. Write operations below 2.7 V may cause unpredictable results.

Trim Bit Address 0006H

Table 90. Trim Option Bits at 0006H (TCLKFLT)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------|---|----------|---------|---------|---------|----------|------------|------------|--|
| Field | DivBy4 | Reserved | DlyCtl1 | DlyCtl2 | DlyCtl3 | Reserved | FilterSel1 | FilterSel0 | |
| RESET | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | Address Information Page Memory 0026H | | | | | | | | |
| Note: U = | Note: U = Unchanged by Reset; R/W = Read/Write. | | | | | | | | |

| Bit | Description |
|------------------|--|
| [7] DivBy4 | Output Frequency Selection 0 = Output frequency is input frequency. |
| DIVDY | 1 = Output frequency is 1/4 of the input frequency. |
| [6] | Reserved This bit is reserved and must be programmed to 1. |
| [5:3] DlyCtlx | Delay Control Filtered 3-bit pulse width selection. For 3.3V operation, see Table 91. |
| Notes: x | indicates bit values 3–1; y indicates bit values 1–0. |

| - | |
|-----------------|---|
| Bit | Description (Continued) |
| [5] WDTEN | Watchdog Timer Oscillator Enable 1 = Watchdog Timer Oscillator is enabled. 0 = Watchdog Timer Oscillator is disabled. |
| [4] POFEN | Primary Oscillator Failure Detection Enable 1 = Failure detection and recovery of primary oscillator is enabled. 0 = Failure detection and recovery of primary oscillator is disabled. |
| [3] WDFEN | Watchdog Timer Oscillator Failure Detection Enable 1 = Failure detection of Watchdog Timer Oscillator is enabled. 0 = Failure detection of Watchdog Timer Oscillator is disabled. |
| [2:0] SCKSEL | System Clock Oscillator Select 000 = Internal precision oscillator functions as system clock at 20MHz. 001 = Internal precision oscillator functions as system clock at 119kHz. 010 = Crystal oscillator or external RC oscillator functions as system clock. 011 = Watchdog Timer Oscillator functions as system clock. 100 = External clock signal on PB3 functions as system clock. 101 = Reserved. 110 = Reserved. |

Packaging

Zilog's F083A Series of MCUs includes the Z8F043A and Z8F083A devices, which are available in the following packages:

- 20-Pin Quad Flat No-Lead Package (QFN)
- 20-pin Small Outline Integrated Circuit Package (SOIC)
- 20-pin Plastic Dual-Inline Package (PDIP)
- 20-pin Small Shrink Outline Package (SSOP)
- 28-Pin Quad Flat No-Lead Package (QFN)
- 28-pin Small Outline Integrated Circuit Package (SOIC)
- 28-pin Plastic Dual-Inline Package (PDIP)
- 28-pin Small Shrink Outline Package (SSOP)

Current diagrams for each of these packages are published in Zilog's <u>Packaging Product Specification (PS0072)</u>, which is available free for download from the Zilog website.

Hex Address: F05

Table 136. Timer 0 PWM Low Byte Register (T0PWML)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-----|------|-----|-----|-----|-----|-----|-----|--|
| Field | | | | PW | ML | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | | F05H | | | | | | | |

Hex Address: F06

Table 137. Timer 0 Control Register 0 (T0CTL0)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---------|------|------|----------|-----|------|-----|--------|
| Field | TMODEHI | TICO | NFIG | Reserved | | PWMD | | INPCAP |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | | | | F06 | iH | , | | |

Hex Address: F07

Table 138. Timer 0 Control Register 1 (T0CTL1)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-----|------|-----|------|-----|-------|-----|-----|
| Field | TEN | TPOL | | PRES | | TMODE | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | | | | F0 | 7H | | | |

Hex Address: F08

Table 139. Timer 1 High Byte Register (T1H)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-----|-----|-----|-----|-----|-----|-----|-----|--|
| Field | | TH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | | | | F0 | 8H | | | | |

Hex Address: F83

Table 155. LED Drive Level High Register (LEDLVLH)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-----|--------------|------|-----|-----|-----|-----|-----|--|--|
| Field | | LEDLVLH[7:0] | | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| Address | | | F83H | | | | | | | |

Hex Address: F84

Table 156. LED Drive Level Low Register (LEDLVLL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-----|--------------|------|-----|-----|-----|-----|-----|--|--|
| Field | | LEDLVLL[7:0] | | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| Address | | | F84H | | | | | | | |

Hex Address: F85

This address is reserved.

Oscillator Control

For more information about the Oscillator Control registers, see the <u>Oscillator Control Register Definitions</u> section on page 154.

Hex Address: F86

Table 157. Oscillator Control Register (OSCCTL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-------|-------|-------|-------|-------|-----|--------|-----|--|--|
| Field | INTEN | XTLEN | WDTEN | POFEN | WDFEN | | SCKSEL | | | |
| RESET | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| Address | | F86H | | | | | | | | |

Hex Address: FC5

Table 164. IRQ1 Enable Low Bit Register (IRQ1ENL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|--------|---------|--------|--------|--------|--------|--------|--------|--|
| Field | PA7ENL | PA6CENL | PA5ENL | PA4ENL | PA3ENL | PA2ENL | PA1ENL | PA0ENL | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | | FC5H | | | | | | | |

Hex Address: FC6

Table 165. Interrupt Request 2 Register (IRQ2)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-----|------|-------|-----|------|------|------|------|--|
| Field | | Rese | erved | | PC3I | PC2I | PC1I | PC0I | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | | FC6H | | | | | | | |

Hex Address: FC7

Table 166. IRQ2 Enable High Bit Register (IRQ2ENH)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-----|------|-------|-----|-------|-------|-------|-------|
| Field | | Rese | erved | | C3ENH | C2ENH | C1ENH | C0ENH |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | | | | FC | 7H | | | |

Hex Address: FC8

Table 167. IRQ2 Enable Low Bit Register (IRQ2ENL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----------|-----|-----|-------|-------|-------|-------|-----|
| Field | Reserved | | | C3ENL | C2ENL | C1ENL | C0ENL | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | FC8H | | | | | | | |

Hex Address: FF1

Table 188. Watchdog Timer Reload Upper Byte Register (WDTU)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| Field | WDTU | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W* |
| Address | FF1H | | | | | | | |
| Note: *R = Read returns the current WDT count value; W = Write sets the appropriate reload value. | | | | | | | | |

Hex Address: FF2

Table 189. Watchdog Timer Reload High Byte Register (WDTH)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| Field | WDTH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W | R/W* |
| Address | FF2H | | | | | | | |
| Note: *R = Read returns the current WDT count value; W = Write sets the appropriate reload value. | | | | | | | | |

Hex Address: FF3

Table 190. Watchdog Timer Reload Low Byte Register (WDTL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|------|------|------|------|------|------|------|------|
| Field | WDTL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W* |
| Address | FF3H | | | | | | | |
| Note: *R = Read returns the current WDT count value; W = Write sets the appropriate reload value. | | | | | | | | |

Hex Addresses: FF4–FF5

This address range is reserved.

| G | indirect register pair 164 |
|--|------------------------------------|
| gated mode 89 | indirect working register 164 |
| general-purpose I/O 33 | indirect working register pair 164 |
| GPIO 4, 33 | instruction set, ez8 CPU 162 |
| alternate functions 34 | instructions |
| architecture 33 | ADC 166 |
| control register definitions 39 | ADCX 166 |
| input data sample timing 194 | ADD 166 |
| interrupts 39 | ADDX 166 |
| port A-C pull-up enable sub-registers 46, 47, 48 | AND 169 |
| port A-H address registers 40 | ANDX 169 |
| port A-H alternate function sub-registers 42 | arithmetic 166 |
| port A-H control registers 41 | BCLR 167 |
| port A-H data direction sub-registers 41 | BIT 167 |
| port A-H high drive enable sub-registers 44 | bit manipulation 167 |
| port A-H input data registers 49 | block transfer 167 |
| port A-H output control sub-registers 43 | BRK 169 |
| port A-H output data registers 50, 51 | BSET 167 |
| port A-H stop mode recovery sub-registers 45 | BSWAP 167, 170 |
| port availability by device 33 | BTJ 169 |
| port input timing 194 | BTJNZ 166, 169 |
| port output timing 195 | BTJZ 169 |
| | CALL 169 |
| | CCF 167, 168 |
| Н | CLR 168 |
| H 165 | COM 169 |
| HALT 168 | CP 166 |
| halt mode 31, 168 | CPC 166 |
| hexadecimal number prefix/suffix 165 | CPCX 166 |
| r | CPU control 168 |
| | CPX 166 |
| | DA 166 |
| I2C 4 | DEC 166 |
| IM 164 | DECW 166 |
| immediate data 164 | DI 168 |
| immediate operand prefix 165 | DJNZ 169 |
| INC 166 | EI 168 |
| increment 166 | HALT 168 |
| increment word 166 | INC 166 |
| INCW 166 | INCW 166 |
| indexed 165 | IRET 169 |
| indirect address prefix 165 | JP 169 |
| indirect register 164 | LD 168 |
| | LDC 168 |

| LDCI 167, 168 | interrupt assertion types 57 |
|----------------------------------|--|
| LDE 168 | interrupt vectors and priority 57 |
| LDEI 167 | operation 56 |
| LDX 168 | register definitions 58 |
| LEA 168 | software interrupt assertion 58 |
| load 168 | interrupt edge select register 66 |
| logical 169 | interrupt request 0 register 59 |
| MULT 167 | interrupt request 1 register 60 |
| NOP 168 | interrupt request 2 register 61 |
| OR 169 | interrupt return 169 |
| ORX 169 | interrupt vector listing 54 |
| POP 168 | IR 164 |
| POPX 168 | Ir 164 |
| program control 169 | IRET 169 |
| PUSH 168 | IRQ0 enable high and low bit registers 61 |
| PUSHX 168 | IRQ1 enable high and low bit registers 63 |
| RCF 167, 168 | IRQ2 enable high and low bit registers 64 |
| RET 169 | IRR 164 |
| RL 170 | Irr 164 |
| RLC 170 | |
| rotate and shift 170 | |
| RR 170 | J |
| RRC 170 | JP 169 |
| SBC 167 | jump, conditional, relative, and relative conditiona |
| SCF 167, 168 | 169 |
| SRA 170 | |
| SRL 170 | |
| SRP 168 | L |
| STOP 168 | LD 168 |
| SUB 167 | LDC 168 |
| SUBX 167 | LDC 108 LDCI 167, 168 |
| SWAP 170 | LDE 168 |
| TCM 167 | LDEI 167, 168 |
| TCMX 167 | LDX 168 |
| TM 167 | LEA 168 |
| TMX 167 | load 168 |
| TRAP 169 | load constant 167 |
| watch-dog timer refresh 168 | load constant 107 |
| XOR 169 | load constant with auto-increment addresses 168 |
| XORX 169 | load effective address 168 |
| instructions, eZ8 classes of 166 | load external data 168 |
| interrupt control register 68 | load external data to/from data memory and auto- |
| interrupt controller 54 | increment addresses 167 |
| architecture 54 | load external to/from data memory and auto-incre |
| | load external to/from data memory and auto-mere |