



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	·
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f043asj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 3. Z8F083A Series in 28-Pin SOIC and SSOP Packages

	Re	set Characteristics and Latency
		eZ8
Reset Type	Control Registers	CPU Reset Latency (Delay)
System Reset	Reset (as applicable)	Reset Aboot internal precision oscillator cycles.
System Reset with Crystal Oscillator Enabled	Reset (as applicable)	Reset About 5000eimal precision oscillator cycles
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset About 66 internalepoision oscillator cycles.
Stop Mode Recovery with crystal oscillato enabled	Unaffected, except rWDT_CTL and OSC_CTL registers	Reset About 5000 tiernal precision oscillator cycles

Table 9. Reset and Stop Mode Recovery Characteristics and Latency

During a system Reset or Stop Mode Recovery, the Z8 Encore! FO83A Series device is held in reset for about 66 cycles of **ahpriedestion** oscillator. If the crystal oscillator is enabled in the Flash option the reset period is **indreas**about 5000 IPO cycles. When a reset occurs beoafuseow voltage condition or POR, the reset delay is measured from the time the supply voltage fidst the POR level (discussed later in this chapter). If the external pin reset remains asserted.

At the beginning of reset, all GPIO pinsnagement as inputs with pull-up resistor disabled, except PDO which is shared witht the reset. The Port DO pin is configured as a bidirectional open-drain reset. is histerinally driven low during port reset, after which the user code reconfigures this pin as a general purpose output.

During reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crysta oscillator and Watchdog Timer Oscillator continues to run.

On reset, control registers within the Register have a defined reset value are loaded with their reset values. Other egisters (including the Stack Pointer, Register Pointer and Flags) and general purpose RAM are undefined following the reset. The eZ8 CPU fetches the reset vector at program memo Ocod diamed 2003 Hand loads that value into the program counter. Program execution begins at the reset vector address.

Because the control registers initialized by a system, the system clock after reset is always the IPO. User software configure the oscillator control block, to enable and select the correct system clock source.

Port A D Address Registers

The Port A D Address registers selectlotheoGP functionality accessing the Port A D Control registers. The Port A D Addimeds Control registers being to provide access to all GPIO port dispersent Tables 18 and 19.

Bit	7	6	5	4	3	2	1	0
Field		PADDR[7:0]						
RESET		ООН						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FDOH, FD4H, FD8H, FDCH							

T-1-1- 10				
Table 18.	PORT A D	GPIU Addres	s Registers	(PXADDR)

Bit	Description	
[7:0]	Port Address	
PADDR	The port address selects one of the subregisters accessible through the Port Control R	Register

Table 19. Port Contro Subregister Access

PAD	DR[7:0]	Port Control Subregister Accessible Using the Port A D Control Registers
	ООН	No function. Provides some protection against accidental port reconfigurat
	01H	Data Direction
	02H	Alternate function
	03H	Output control (Open-Drain)
	04H	High drive enable
	05H	Stop Mode Recovery source enable.
	06H	Pull-up enable
	07H	Alternate function set 1
	08H	Alternate function set 2
09	H FFH	No function

Port A D High Drive Enable Subregisters

The Port A D High Drive Enable Subregisterwyn in Table 24, is accessed through the Port A D Control Register by wrothing the Port A D Address Register. Setting the bits in the Port A D High Drivnable subregisters to ignores the specified port pins for high-output current drive operation. The Port A D High Drive Enable Subregister affects the pins directly and, alt, antes mate functions are also affected.

Table 2	1 Dort A	D Lliah	Drivo	Enable	Subragictore	
Idule Z	4. PULLA	יוטוח ע	DIIVE	ELIADIE	Subleuisters	
						(= = /

Bit	7	6	5	4	3	2	1	0
Field	PHDE7	PHDE6	PHDE5	PHDE4	PHDE3	PHDE2	PHDE1	PHDEO
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If O4H in Port A D Address Register, accides through the PoAtD Control Register							
Bit	Description	n						

[7:0] Port High Drive Enable

PHDEx O = The port pin is configured for standard output current drive. 1 = The port pin is configured for bigh output current drive.

Note: x indicates the specific GPIO port pin number (7 0).

- 4. Enable the timer interrupt and set **thetimer** priority by writing to the relevant interrupt registers.
- 5. If using the timer output function, configures sociated GPIO port pin for the timer output alternate function.
- 6. Write to the Timer Control Regissimation the timer and initiate counting.

In COMPARE Mode, the system clock approximises the timer in put compare time is calculated by the thousand equation:

Compare Mode Time (s) Compare Value Start ValuePrescale System Clock Frequency (Hz)

GATED Mode

In GATED Mode, the timer county when the timer inputals is in its active state (asserted), as determined by the TPOtheitTimer Control Register. When the timer input signal is asserted, counting betwins Anterrupt is generated when the timer input signal is deasserted or a timeoccelloadTo determine the timer input signal deassertion generated the interrupt, associated GPIO input value and compare to the value stored in the TPOL bit.

Observe the following steps to configure a timer for GATED Mode and to initiate the count.

1. Write to the Timer Control Register to:

Disable the timer Configure the timer for GATED Mode Set the prescale value

- 2. Write to the Timer High and Low Byte registers to set the starting count value. Writ these registers only affects the first pass in GATED Mode. After the first timer reset GATED Mode, counting always begins at the reset of
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. Enable the timer interrupt and set **thetimer** priority by writing to the relevant interrupt registers. By default, thet**timeptins** generated for both input deasser-

Flash Status Register

The Flash Status Register, shown in Tabble Cates the current state of the Flash Controller. This register is read at any time ad tonly Flash status register shares its Register File address with the omitig Flash Control Register.

Bit	7	6	5	4	3	2	1	0	
Field	Rese	erved			FST	AT			
RESET	0	0	0	0 0 0 0 0 0					
R/W	R	R	R	R	R	R	R	R	
Address				FF	8H				
Bit	Description								
[7:6]	Reserved								
	These bits	are reserv	ed and mu	st be progr	rammed to	00.			
[5:0]	Flash Cont	troller Stat	us						
FSTAT	000000 =	Flash Con	troller lock	ed.					
	000001 =	First unlo	ck comman	d received	(73H writt	en).			
	000010 = Second unlock command received (8CH written).								
	000011 = Flash Controller unlocked.								
	000100 = Sector protect register selected.								
	001xxx = Program operation in progress.								
	010xxx =	010xxx = Page Erase operation in progress.							
	100xxx = Mass Erase operation in progress.								

			.		(
Table	74	Flash	Status	Register	(FSTAT)
TUDIC	1	riusri	Julus	Register	(1 3 17 (1)

Flash Page Select Register

The Flash Page Select Register, showing 5 a shares address space with the Flash Sector Protect Register. Unless the Flash Controller is locked and EN ration with writes to this address will target the Flash Page Select Register.

This register selects one of the eig**ble Avaish** memory pages to be programmed or erased. Each Flash page contains 51@fbytash memory. During a Page Erase operation, all Flash memory having addresses with the most significant 7 bits given by FPS[6: are chosen for Program/Erase operation.

137

Bit	Description (Continued)
[1] IGADDR	Illegal Address When NVDS byte reads from invalid addres ees ur (those exceeding NVDS array size), this bit is set to 1.
[0]	Reserved This bit is reserved and must be programmed to O.

Power Failure Protection

The NVDS routines employ error-checking mechanisms to ensure that any power failu will only endanger the most tile written byte. Bytes plyeviorits on the array are not perturbed. For this protectivation, function will be enabled the <u>Seev-Power Mod</u>eshapter on page 30) and configured for a threshold voltage of 2.4 V or greater (See <u>Them Bit Address Sp</u>acetion on page 129

A system reset (such as a pin reset or Watchdog Timer reset) that occurs during a w operation also perturbs theury ently being written their bytes in the array are unperturbed.

Optimizing NVDS MemoryUsage for Execution Speed

As Table 94 shows, NVDS read times a satigably, this discrepancy being a trade-off for minimizing the frequency of writes quihatpost-write page erases. The NVDS read time of address N is a function of the number of writes to addresses other than since the most recent write to address as the number of writes since the most recent page erase. Neglecting effects quagee drages and results caused by the initial condition in which the NVDS is branker, off thumb is that every write since the most recent page erases read times of unwrith resisted to increase by 0.8 µs, up to a maximum of 258 µs.

Operation	Minimum Latency (µs)	Maximum Latency (µs)
Read	71	258
Write	126	136
Illegal Read	6	6
Illegal Write	7	7

Table 94. NVDS Read Time	Table	94.	NVDS	Read	Time
--------------------------	-------	-----	------	------	------

return the d	evice to norm	al operating	mode,	the devic	e must	be re	eset.
DBG 804 DBG 800	H CDCTL[7:0]						

Read OCD Control Register (05H)The read OCD Control Register command reads the value of the OCDCTL register.

DBG	:	RuntimeCounter[7:0]
-----	---	---------------------

memory, write register, read register, morraydOne, step instruction and execute instruction commands. DBG 803H DBG : RuntimeCounter[15:8]

Write OCD Control Register (04H) he write OCD Control Register command writes

the data that follows to the OCDCTL register. When the Flash read protect option bit enabled, the DBGMODE LOCCT[7]) is set to 1 only, it cannot be cleared to 0. To

DBG 802H

Byte

OFH

10H

11H

12H

13H FFH

Debugger back to the host is iden DiBied Data.

DBG : OCDRev[15:8] (Major revision number) DBG : OCDRev[7:0] (Minor revision number)

OEH

- Read OCD Status Register (02H)The read OCD Status Register command reads the

number changes. DBG 800H

- OCDSTAT register.

- - DBG : OCDSTAT[7:0]

Read Runtime Counter (03H)The runtime counter counts system clock cycles in between breakpoints. The 16 nbit me counter out from 000 H and stops at the maximum count EFFFH. The runtime counter is overwritten duringenteen overgitread

Table 96. On-Chip Debugger Command Summary (Continued) Command Enabled when not Disabled by Flash Read Protect

in DEBUG Mode? Option Bit

Disabled

Disabled

Disabled

In the following list of O6D mands, data and commands from the host to the On-Chip Debugger are identified BCy8 Command/Data. Data sent from the On-Chip

Read OCD Revision (OOH). The read OCD revision command determines the version of the On-Chip Debugger. If OCD commands and ensemble or changed, this revision

Debug Command

Step Instruction

Stuff Instruction

Execute Instruction

Reserved

Reserved

Read Program Memory CRC