



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f083apj020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Z8 Encore!<sup>®</sup> F083A Series **Product Specification**

Assembly Language Programming Introduction ..... 162 eZ8 CPU Instruction Notation ...... 164 eZ8 CPU Instruction Summary ..... 171

	Comparator 0	
	Interrupt Controller	
	GPIO Port A	
	Watchdog Timer (WDT)	
	Trim Bit Control	
	Flash Memory Controller	
Ind	ex	
Cus	stomer Support	235
6310-1213		Table of Contents

**C** ( )

iх

# Z8 Encore!<sup>®</sup> F083A Series Product Specification





Figure 4. Z8F083A Series in 20-Pin QFN Package

9

# Z8 Encore!<sup>®</sup> F083A Series Product Specification



Figure 5. Z8F083A Series in 28-Pin QFN Package

10

DBG 8 0EH DBG : CRC[15:8] DBG : CRC[7:0]

**Step Instruction (10H).** The step instruction command, steps one assembly instruction at the current program counter (PC) location. If the device is not in DEBUG Mode or the Flash read protect option bit is enabled, the OCD ignores this command.

DBG 8 10H

**Stuff Instruction (11H).** The stuff instruction command, steps one assembly instruction and allows specification of the first byte of the instruction. The remaining 0-4 bytes of the instruction are read from program memory. This command is useful for stepping over instructions where the first byte of the instruction has been overwritten by a breakpoint. If the device is not in DEBUG Mode or the Flash read protect option bit is enabled, the OCD ignores this command.

DBG 8 11H DBG 8 opcode[7:0]

**Execute Instruction (12H).** The execute instruction command allows sending an entire instruction to be executed to the eZ8 CPU. This command also steps over breakpoints. The number of bytes to send for the instruction depends on the Opcode. If the device is not in DEBUG Mode or the Flash read protect option bit is enabled, this command reads and discards one byte.

DBG 8 12H DBG 8 1-5 byte opcode

# **On-Chip Debugger Control Register Definitions**

This section describes the features of the On-Chip Debugger Control and Status registers.

# **OCD Control Register**

The OCD Control Register controls the state of the On-Chip Debugger. This register is used to enter or exit DEBUG Mode and to enable the BRKinstruction. It also resets the Z8 Encore! F083A Series device.

A reset and stop function is achieved by writing 81H to this register. A reset and G o function is achieved by writing 41H to this register. If the device is in DEBUG Mode, a run function is implemented by writing 40H to this register.

Assembly Mnemonic		Address Mode		Op Code(s)	Flags				Fetch	Instr		
	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	Cycles
XOR dst, src	dst ← dst XOR src	r	r	B2	_	*	*	0	_	_	2	3
		r	Ir	B3	_						2	4
		R	R	B4	_						3	3
		R	IR	B5	_						3	4
		R	IM	B6	-						3	3
		IR	IM	B7	-						3	4
XORX dst, src	dst ← dst XOR src	ER	ER	B8	_	*	*	0	_	_	4	3
		ER	IM	B9	-						4	3

#### Table 114. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

\* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

# Op Code Maps

A description of the opcode map data and the abbreviations are provided in Figure 25. Table 115 lists op code map abbreviations.

# Figure 25. Op Code Map Cell Description

## Table 115. Op Code Map Abbreviations

Abbreviation	Description	Abbreviation	Description
b	Bit position	IRR	Indirect Register Pair
сс	Condition code	р	Polarity (0 or 1)
Х	8-bit signed index or displacement	r	4-bit Working Register
DA	Destination address	R	8-bit register
ER	Extended addressing register	r1, R1, Ir1, Irr1, IR1, rr1, RR1, IRR1, ER1	Destination address
IM	Immediate data value	r2, R2, Ir2, Irr2, IR2, rr2, RR2, IRR2, ER2	Source address
Ir	Indirect Working Register	RA	Relative
IR	Indirect register	rr	Working Register Pair
Irr	Indirect Working Register Pair	RR	Register Pair

# Hex Address: FF1

#### Table 188. Watchdog Timer Reload Upper Byte Register (WDTU)

Bit	7	6	5	4	3	2	1	0		
Field	WDTU									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W*									
Address	FF1H									
Note: *R = Read returns the current WDT count value; W = Write sets the appropriate reload value.										

# Hex Address: FF2

#### Table 189. Watchdog Timer Reload High Byte Register (WDTH)

Bit	7	6	5	4	3	2	1	0		
Field	WDTH									
RESET	0	0	0	0	0	1	0	0		
R/W	R/W*									
Address	FF2H									
Note: *R = Read returns the current WDT count value; W = Write sets the appropriate reload value.										

# Hex Address: FF3

#### Table 190. Watchdog Timer Reload Low Byte Register (WDTL)

Bit	7	6	5	4	3	2	1	0		
Field	WDTL									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*		
Address	s FF3H									
Note: *R = Read returns the current WDT count value; W = Write sets the appropriate reload value.										

# Hex Addresses: FF4–FF5

This address range is reserved.

# Hex Address: FFA

# Table 197. Flash Frequency High Byte Register (FFREQH)

Bit	7	6	5	4	3	2	1	0		
Field	FFREQH									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		FFAH								

# Hex Address: FFB

# Table 198. Flash Frequency Low Byte Register (FFREQL)

Bit	7	6	5	4	3	2	1	0	
Field	FFREQL								
RESET	0								
R/W	R/W								
Address	FFBH								