



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f083apj020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Z8 Encore![®] F083A Series Product Specification

Table 119.	Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing
Table 120.	Flash Memory Electrical Characteristics and Timing 191
Table 121.	Watchdog Timer Electrical Characteristics and Timing 191
Table 122.	Nonvolatile Data Storage
Table 123.	Analog-to-Digital Converter Electrical Characteristics and Timing 192
Table 124.	Comparator Electrical Characteristics
Table 125.	GPIO Port Input Timing 194
Table 126.	GPIO Port Output Timing 195
Table 127.	On-Chip Debugger Timing 196
Table 128.	Power Consumption Reference Table 197
Table 129.	Z8 Encore! F083A Series Ordering Matrix 199
Table 130.	Package and Pin Count Description 202
Table 131.	Timer 0 High Byte Register (T0H) 203
Table 132.	Timer 0 Low Byte Register (T0L) 204
Table 133.	Timer 0 Reload High Byte Register (T0RH) 204
Table 134.	Timer 0 Reload Low Byte Register (T0RL)
Table 135.	Timer 0 PWM High Byte Register (T0PWMH) 204
Table 136.	Timer 0 PWM Low Byte Register (T0PWML) 205
Table 137.	Timer 0 Control Register 0 (T0CTL0) 205
Table 138.	Timer 0 Control Register 1 (T0CTL1) 205
Table 139.	Timer 1 High Byte Register (T1H) 205
Table 140.	Timer 1 Low Byte Register (T1L) 206
Table 141.	Timer 1 Reload High Byte Register (T1RH) 206
Table 142.	Timer 1 Reload Low Byte Register (T1RL)
Table 143.	Timer 1 PWM High Byte Register (T1PWMH) 206
Table 144.	Timer 1 PWM Low Byte Register (T1PWML) 207
Table 145.	Timer 1 Control Register 0 (T1CTL0) 207
Table 146.	Timer 1 Control Register 1 (T1CTL1)
Table 147.	ADC Control Register 0 (ADCCTL0) 208
Table 148.	ADC Data High Byte Register (ADCD_H) 209

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port A	PA0	T0IN/T0OUT	Timer 0 input/Timer 0 output complement	N/A
		Reserved		_
	PA1	TOOUT	Timer 0 output	_
		Reserved		_
	PA2	Reserved	Reserved	_
		Reserved		_
	PA3	Reserved	Reserved	_
		Reserved		_
	PA4	Reserved	Reserved	_
		Reserved		_
	PA5	Reserved	Reserved	_
		Reserved		_
	PA6	T1IN/T1OUT	Timer 1 input/Timer 1 output complement	_
		Reserved		_
	PA7	T1OUT	Timer 1 output	_
		Reserved		_

Table 16. Port Alternate Function Mapping

Note: Because there is only a single alternate function for each Port A and Port D (PD0) pin, the Alternate Function Set registers are not implemented for Port A and Port D (PD0). Enabling alternate function selections (as described in the <u>Port A–D Alternate Function Subregisters</u> section on page 42) automatically enables the associated alternate function.

GPIO Interrupts

Many of the GPIO port pins are used as interrupt sources. Some port pins are configured to generate an interrupt request on either the rising edge or falling edge of the input pin signal. Other port pin interrupt sources, generate an interrupt when any edge occurs (both rising and falling). For more details about interrupts using the GPIO pins, see the <u>Interrupt</u> <u>Controller</u> chapter on page 54.

GPIO Control Register Definitions

Four registers for each port provide access to GPIO control, input data and output data. Table 17 lists these port registers. Use the Port A–D address and control registers together to provide access to subregisters for port configuration and control.

Port Register	
Mnemonic	Port Register Name
P <i>x</i> ADDR	Port A–D Address Register (selects subregisters)
P <i>x</i> CTL	Port A–D Control Register (provides access to subregisters)
P <i>x</i> IN	Port A–D Input Data Register
P <i>x</i> OUT	Port A–D Output Data Register
Port Subregister	r
Mnemonic	Port Register Name
P <i>x</i> DD	Data Direction
P <i>x</i> AF	Alternate Function
P <i>x</i> OC	Output Control (open-drain)
P <i>x</i> HDE	High Drive Enable
P <i>x</i> SMRE	Stop Mode Recovery source enable
P <i>x</i> PUE	Pull-up Enable
PxAFS1	Alternate Function Set 1
PxAFS2	Alternate Function Set 2

Table 17. GPIO Port Registers and Subregisters

Port A–D Output Data Register

The Port A–D Output Data Register, shown in Table 30, controls the output data to the pins.

Bit	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FD3H, FD7H, FDBH, FDFH							

Table 30. Port A–D Output Data Register (PxOUT)

Bit Description

[7:0] Port Output Data

PxOUT These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for alternate function operation.

0 = Drive a logical 0 (Low).

1 = Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding port output Control Register bit to 1.

Note: x indicates the specific GPIO port pin number (7–0).

LED Drive Enable Register

The LED Drive Enable Register, shown in Table 31, activates the controlled current drive. The Alternate Function Register has no control over the LED function; therefore, setting the Alternate Function Register to select the LED function is not required. LEDEN bits [7:0] correspond to Port C bits [7:0], respectively.

Bit	7	6	5	4	3	2	1	0
Field	LEDEN[7:0]							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F82H							

Bit	Description
[7:0]	LED Drive Enable
LEDEN	These bits determine, which Port C pins are connected to an internal current sink.
	0 = Tristate the Port C pin.
	1 = Connect controlled current sink to the Port C pin.

Interrupt Controller

The Interrupt Controller on the Z8 Encore! F083A Series products prioritizes the interrupt requests from the on-chip peripherals and the GPIO port pins. The features of the Interrupt Controller include the following:

- Seventeen interrupt sources using sixteen unique interrupt vectors
 - Twelve GPIO port pin interrupt sources
 - Five on-chip peripheral interrupt sources (the comparator output interrupt shares one interrupt vector with PA6)
- Flexible GPIO interrupts
 - Eight selectable rising- and falling-edge GPIO interrupts
 - Four dual-edge interrupts
- Three levels of individually-programmable interrupt priority
- Watchdog Timer is configured to generate an interrupt

Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start an interrupt service routine (ISR). Usually, this interrupt service routine is involved with the exchange of data, status information or control information between the CPU and the interrupting peripheral. When the service routine is completed, the CPU returns to the operation from which it was interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the Interrupt Controller has no effect on operation. For more information regarding interrupt servicing by the eZ8 CPU, refer to the <u>eZ8 CPU Core User Manual (UM0128)</u>, available for download on <u>www.zilog.com</u>.

Interrupt Vector Listing

Table 34 lists the interrupts available in order of priority. The interrupt vector is stored with the most-significant byte (MSB) at the even program memory address and the least-significant byte (LSB) at the odd program memory address.

Note: Some port interrupts are not available on the 20-pin and 28-pin packages. The ADC interrupt is unavailable on devices not containing an ADC.

>

 $PWM Period (s) = \frac{Reload Value \times Prescale}{System Clock Frequency (Hz)}$

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, use the ONE-SHOT Mode equation to determine the first PWM time-out period.

If TPOL bit is set to 0, the ratio of the PWM output high time to the total period is represented by:

PWM Output High Time Ratio (%) = $\frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$

If TPOL bit is set to 1, the ratio of the PWM output high time to the total period is represented by:

PWM Output High Time Ratio (%) = $\frac{\text{PWM Value}}{\text{Reload Value}} \times 100$

PWM DUAL OUTPUT Mode

In PWM DUAL OUTPUT Mode, the timer outputs a PWM output signal pair (i.e., a basic PWM signal and its complement) through two GPIO port pins. The timer input is the system clock. The timer first counts up to the 16-bit PWM match value stored in the timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the timer output toggles. The timer continues counting until it reaches the reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control Register is set to 1, the timer output signal begins as a high (1) and transitions to low (0) when the timer value matches the PWM value. The timer output signal returns to high (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the Timer Control Register is set to 0, the timer output signal begins as a low (0) and transitions to high (1) when the timer value matches the PWM value. The timer output signal returns to low (0) after the timer reaches the reload value and is reset to 0001H.

The timer also generates a second PWM output signal: the timer output complement. The timer output complement is the complement of the timer output PWM signal. A programmable deadband delay is configured to time delay (0 to 128 system clock cycles) PWM output transitions on these two pins from a Low to a High (i.e., inactive to active) to ensure a time gap between the deassertion of one PWM output to the assertion of its complement.

Bit	Description (Continued)
[2:0]	TIMER Mode
TMODE	This field along with the TMODEHI bit in TxCTL0 register determines the operating mode of
	the timer. TMODEHI is the most significant bit of the timer mode selection value.
	0000 = ONE-SHOT Mode.
	0001 = CONTINUOUS Mode.
	0010 = COUNTER Mode.
	0011 = PWM SINGLE OUTPUT Mode.
	0100 = CAPTURE Mode.
	0101 = COMPARE Mode.
	0110 = GATED Mode.
	0111 = CAPTURE/COMPARE Mode.
	1000 = PWM DUAL OUTPUT Mode.
	1001 = CAPTURE RESTART Mode.
	1010 = COMPARATOR COUNTER Mode.

91

Comparator

Z8 Encore! F083A Series devices feature a general purpose comparator that compares two analog input signals. A GPIO (CINP) pin provides the positive comparator input. The negative input (CINN) is taken from either an external GPIO pin or from an internal reference. The output is available as an interrupt source or is routed to an external pin using the GPIO multiplex. The comparator includes the following features:

- Positive input is connected to a GPIO pin
- Negative input is connected to either a GPIO pin or an programmable internal reference
- Output is either an interrupt source or an output to an external pin

Operation

One of the comparator inputs is connected to an internal reference, which is a user selectable reference and is user programmable with 200mV resolution.

The comparator may be powered down to save supply current. For more details, see *the* <u>Power Control Register 0</u> section on page 32.

Caution: As a result of the propagation delay of the comparator, Zilog does not recommend enabling the comparator without first disabling interrupts and waiting for the comparator output to settle. This delay prevents spurious interrupts after comparator enabling.

The following sample code shows how to safely enable the comparator:

```
di
ld cmp0
nop
, wait for output to settle
clr irq0; clear any spurious interrupts pending
ei
```

write operations. Writing a value other than 5EH to the Flash Control Register deselects the Flash Sector Protect Register and reenables access to the Page Select Register. Observe the following procedure to setup the Flash Sector Protect Register from user code:

- 1. Write 00H to the Flash Control Register to reset the Flash Controller.
- 2. Write 5EH to the Flash Control Register to select the Flash Sector Protect Register.
- 3. Read and/or write the Flash Sector Protect Register which is now at Register File address FF9H.
- 4. Write 00H to the Flash Control Register to return the Flash Controller to its reset state.

The Sector Protect Register is initialized to 0 upon reset, putting each sector into an unprotected state. When a bit in the Sector Protect Register is written to 1, the corresponding sector is no longer be written or erased. After setting a bit in the Sector Protect Register, the bit cannot be cleared by the user.

Byte Programming

The Flash memory is enabled for byte programming after unlocking the Flash Controller and successfully enabling either mass erase or page erase. When the Flash Controller is unlocked and mass erase is successfully enabled, all of the program memory locations are available for byte programming. In contrast, when the Flash Controller is unlocked and page erase is successfully enabled, only the locations of the selected page are available for byte programming. An erased Flash byte contains all 1's (FFH). The programming operation is used only to change bits from 1 to 0. To change a Flash bit (or multiple bits) from 0 to 1 requires execution of either the page erase or mass erase commands.

Byte programming is accomplished using the On-Chip Debugger's write memory command or eZ8 CPU execution of the LDC or LDCI instructions. For the description of the LDC and LDCI instructions, refer to the <u>eZ8 CPU Core User Manual (UM0128)</u>, available for download on <u>www.zilog.com</u>. While the Flash Controller programs Flash memory, the eZ8 CPU idles, but the system clock and on-chip peripherals continue to operate. To exit programming mode and lock the Flash, write any value to the Flash Control Register, except the mass erase or page erase commands.

Caution: The byte at each Flash memory address cannot be programmed (any bits written to 0) more than twice before an erase cycle occurs.

Bit	7	6	5	4	3	2	1	0
Field	TRMDR: Trim Bit Data							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FF7H							

Table 81. Trim Bit Data Register (TRMDR)

Flash Option Bit Address Space

The first two bytes of Flash program memory at addresses 0000H and 0001H are reserved for the user-programmable Flash option bits.

Flash Program Memory Address 0000H

Bit	7	6	5	4	3	2	1	0
Field	WDT_RES	WDT_AO	OSC_S	EL[1:0]	VBO_AO	FRP	Reserved	FWP
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Address Program Memory 0000H							
Note: U = Unchanged by Reset; R/W = Read/Write.								

Table 82. Flash Option Bits at Program Memory Address 0000H

Bit	Description
[7]	Watchdog Timer Reset
WDT_RES	0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally

	enabled for the e28 CPU to acknowledge the interrupt request. 1 = Watchdog Timer time-out causes a system reset. This is the default setting for unpro- grammed (erased) Flash.
[6]	Watchdog Timer Always On
WDT_AO	0 = On application of system power, Watchdog Timer is automatically enabled. Watchdog Timer cannot be disabled.
	1 = Watchdog Timer is enabled on execution of the WDT instruction. Once enabled, the Watchdog Timer is disabled only by a reset. This is the default setting for unpro-

grammed (erased) Flash.

Note: The bit values used in Table 88 are set at the factory; no calibration is required.

Trigger Voltage Level
1.7
1.6
2.2
2.0
2.4
1.8

Table 89. VBO Trim Definition

The F083A Series' on-chip Flash memory only guarantees write operations with a voltage supply over 2.7V. Write operations below 2.7V may cause unpredictable results.

Trim Bit Address 0006H

Bit	7	6	5	4	3	2	1	0			
Field	DivBy4	Reserved	DlyCtl1	DlyCtl2	DlyCtl3	Reserved	FilterSel1	FilterSel0			
RESET	0	1	0	0	0	1	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address	Information Page Memory 0026H										
Note: U =	Note: U = Unchanged by Reset; R/W = Read/Write.										

Table 90. Trim Option Bits at 0006H (TCLKFLT)

Bit	Description
[7]	Output Frequency Selection
DivBy4	0 = Output frequency is input frequency.
	1 = Output frequency is 1/4 of the input frequency.
[6]	Reserved
	This bit is reserved and must be programmed to 1.
[5:3]	Delay Control
DlyCtl <i>x</i>	Filtered 3-bit pulse width selection. For 3.3V operation, see Table 91.
Notes: x i	ndicates bit values 3–1; y indicates bit values 1–0.

>

Bit	Description (Continued)
[2]	Reserved
	This bit is reserved and must be programmed to 1.
[1:0]	Filter Selection
FilterSely	2-bit Clock Filter Mode selection.
-	00 = No filter.
	01 = Filter low level noise on high level signal.
	10 = Filter high level noise on low level signal.
	11 = Filter both.
Notes: x in	idicates bit values 3–1; y indicates bit values 1–0.

Note: The bit values used in Table 90 are set at the factory; no calibration is required.

DlyCtl3, DlyCtl2, DlyCtl1	Low-Noise Pulse on High Signal (ns)	High-Noise Pulse on Low Signal (ns)
000	5	5
001	7	7
010	9	9
011	11	11
100	13	13
101	17	17
110	20	20
111	25	25
Note: The variation is about 30%).	

Table 91. ClkFlt Delay Control Definition

Debug Command	Command Byte	Enabled when not in DEBUG Mode?	Disabled by Flash Read Protect Option Bit
Read Program Memory CRC	0EH	_	-
Reserved	0FH	_	-
Step Instruction	10H	_	Disabled
Stuff Instruction	11H	_	Disabled
Execute Instruction	12H	_	Disabled
Reserved	13H–FFH	_	-

Table 96. On-Chip Debugger Command Summary (Continued)

In the following list of OCD commands, data and commands sent from the host to the On-Chip Debugger are identified by DBG \leftarrow Command/Data. Data sent from the On-Chip Debugger back to the host is identified by DBG \rightarrow Data.

Read OCD Revision (00H). The read OCD revision command determines the version of the On-Chip Debugger. If OCD commands are added, removed or changed, this revision number changes.

```
DBG \leftarrow 00H
DBG \rightarrow OCDRev[15:8] (Major revision number)
DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

Read OCD Status Register (02H). The read OCD Status Register command reads the OCDSTAT register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```

Read Runtime Counter (03H). The runtime counter counts system clock cycles in between breakpoints. The 16-bit runtime counter counts from 0000H and stops at the maximum count of FFFFH. The runtime counter is overwritten during the write memory, read memory, write register, read register, read memory CRC, step instruction, stuff instruction and execute instruction commands.

```
DBG \leftarrow 03H
DBG \rightarrow RuntimeCounter[15:8]
DBG \rightarrow RuntimeCounter[7:0]
```

Write OCD Control Register (04H). The write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash read protect option bit is enabled, the DBGMODE bit (OCDCTL[7]) is set to 1 only, it cannot be cleared to 0. To return the device to normal operating mode, the device must be reset.

```
DBG \leftarrow 04H
DBG \leftarrow OCDCTL[7:0]
```

Read OCD Control Register (05H). The read OCD Control Register command reads the value of the OCDCTL register.

the Watchdog Timer failure is detected. A very slow system clock results in very slow detection times.

Caution: It is possible to disable the clock failure detection circuitry as well as all functioning clock sources. In this case, the Z8 Encore! F083A Series device ceases functioning and is recovered only by power-on-reset.

Oscillator Control Register Definitions

The following section provides the bit definitions for the Oscillator Control Register.

Oscillator Control Register

The Oscillator Control Register (OSCCTL), shown in Table 100, enables/disables the various oscillator circuits, enables/disables the failure detection/recovery circuitry and selects the primary oscillator, which becomes the system clock.

The Oscillator Control Register must be unlocked before writing. Writing the two step sequence E7H followed by 18H to the Oscillator Control Register unlocks it. The register is locked at successful completion of a register write to the OSCCTL. Figure 21 on page 156 displays the oscillator control clock switching flow. To determine the waiting times of various oscillator circuits, see <u>Table 118</u> on page 188.

Bit	7	6	5	4	3	2	1	0	
Field	INTEN	XTLEN	WDTEN	POFEN	WDFEN				
RESET	1	0	1	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F86H							

Table 100. Oscillator Control Register (OSCCTL)

Bit	Description
[7] INTEN	Internal Precision Oscillator Enable 1 = Internal precision oscillator is enabled. 0 = Internal precision oscillator is disabled.
[6] XTLEN	Crystal Oscillator Enable This setting overrides the GPIO register control for PA0 and PA1. 1 = Crystal oscillator is enabled. 0 = Crystal oscillator is disabled.

1	76
---	----

Assembly			lress ode	Op Code(s)	Flags						- Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	
LDX dst, src	dst ← src	r	ER	84	-	_	_	_	-	_	3	2
		lr	ER	85	_						3	3
		R	IRR	86	_						3	4
		IR	IRR	87	-						3	5
		r	X(rr)	88	-						3	4
		X(rr)	r	89	_						3	4
		ER	r	94	_						3	2
		ER	lr	95	_						3	3
		IRR	R	96							3	4
		IRR	IR	97							3	5
		ER	ER	E8	_						4	2
		ER	IM	E9	-						4	2
LEA dst, X(src)	$dst \gets src + X$	r	X(r)	98	_	_	_	_	_	_	3	3
		rr	X(rr)	99							3	5
MULT dst	dst[15:0] ← dst[15:8] * dst[7:0]	RR		F4	_	_	_	_	_	_	2	8
NOP	No operation			0F	_	_	-	-	-	-	1	2
OR dst, src	$dst \gets dst \ OR \ src$	r	r	42	_	*	*	0	_	_	2	3
		r	lr	43	_						2	4
		R	R	44	-						3	3
		R	IR	45	-						3	4
		R	IM	46	_						3	3
		IR	IM	47	_						3	4

Table 114. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation: * = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 =Set to 1.

Electrical Characteristics

The data in this chapter represents all known data prior to qualification and characterization of the F083A Series of products, and is therefore subject to change. Additional electrical characteristics may be found in the individual chapters of this document.

Absolute Maximum Ratings

Stresses greater than those listed in *Table 116* may cause permanent damage to the device. These ratings are stress ratings only. Operation of the device at any condition outside those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. For improved reliability, tie unused inputs to one of the supply voltages (V_{DD} or V_{SS}).

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	0	+105	°C	
Storage temperature	-65	+150	°C	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	
Voltage on V_{DD} pin with respect to V_{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μA	
Maximum output current from active output pin	-25	+25	mA	
20-pin Packages Maximum Ratings at 0°C to 70°C				
Total power dissipation		430	mW	
Maximum current into V_{DD} or out of V_{SS}		120	mA	
28-pin Packages Maximum Ratings at 0°C to 70°C				
Total power dissipation		450	mW	
Maximum current into V _{DD} or out of V _{SS}		125	mA	

Table 116. Absolute Maximum Ratings

Packaging

Zilog's F083A Series of MCUs includes the Z8F043A and Z8F083A devices, which are available in the following packages:

- 20-Pin Quad Flat No-Lead Package (QFN)
- 20-pin Small Outline Integrated Circuit Package (SOIC)
- 20-pin Plastic Dual-Inline Package (PDIP)
- 20-pin Small Shrink Outline Package (SSOP)
- 28-Pin Quad Flat No-Lead Package (QFN)
- 28-pin Small Outline Integrated Circuit Package (SOIC)
- 28-pin Plastic Dual-Inline Package (PDIP)
- 28-pin Small Shrink Outline Package (SSOP)

Current diagrams for each of these packages are published in Zilog's <u>Packaging Product</u> <u>Specification (PS0072)</u>, which is available free for download from the Zilog website.

Hex Address: FC5

Bit	7	6	5	4	3	2	1	0
Field	PA7ENL	PA6CENL	PA5ENL	PA4ENL	PA3ENL	PA2ENL	PA1ENL	PA0ENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC5H							

Hex Address: FC6

Table 165. Interrupt Request 2 Register (IRQ2)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				PC3I	PC2I	PC1I	PC0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC6H							

Hex Address: FC7

Table 166. IRQ2 Enable High Bit Register (IRQ2ENH)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				C3ENH	C2ENH	C1ENH	C0ENH
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC7H							

Hex Address: FC8

Table 167. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				C3ENL	C2ENL	C1ENL	C0ENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC8H							

Z8 Encore![®] F083A Series Product Specification

LDCI 167, 168 LDE 168 LDEI 167 LDX 168 LEA 168 load 168 logical 169 **MULT 167 NOP 168** OR 169 **ORX 169** POP 168 **POPX 168** program control 169 **PUSH 168** PUSHX 168 RCF 167, 168 **RET 169** RL 170 **RLC 170** rotate and shift 170 **RR** 170 **RRC** 170 SBC 167 SCF 167, 168 **SRA 170** SRL 170 **SRP 168 STOP 168 SUB 167 SUBX 167 SWAP 170** TCM 167 **TCMX 167** TM 167 TMX 167 **TRAP 169** watch-dog timer refresh 168 XOR 169 **XORX 169** instructions, eZ8 classes of 166 interrupt control register 68 interrupt controller 54 architecture 54

interrupt assertion types 57 interrupt vectors and priority 57 operation 56 register definitions 58 software interrupt assertion 58 interrupt edge select register 66 interrupt request 0 register 59 interrupt request 1 register 60 interrupt request 2 register 61 interrupt return 169 interrupt vector listing 54 IR 164 Ir 164 **IRET 169** IRQ0 enable high and low bit registers 61 IRQ1 enable high and low bit registers 63 IRQ2 enable high and low bit registers 64 IRR 164 Irr 164

J

JP 169 jump, conditional, relative, and relative conditional 169

L

LD 168 LDC 168 LDCI 167, 168 LDE 168 LDEI 167, 168 LDX 168 LEA 168 load 168 load constant 167 load constant to/from program memory 168 load constant with auto-increment addresses 168 load effective address 168 load external data 168 load external data to/from data memory and autoincrement addresses 167 load external to/from data memory and auto-incre-