



Welcome to [E-XFL.COM](#)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 67MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART, USB |
| Peripherals | CapSense, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 38 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V |
| Data Converters | A/D 2x12b; D/A 4x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 68-VFQFN Exposed Pad |
| Supplier Device Package | 68-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c5668lti-lp014 |

Figure 2-3. 68-pin QFN Part Pinout^[4]

Notes

- The center pad on the QFN package should be connected to digital ground (VSSD) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal. For more information, see [AN72845](#), Design Guidelines for QFN Devices.
- Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

4.1.2 Cortex-M3 Operating Modes

The Cortex-M3 operates at either the privileged level or the user level, and in either the thread mode or the handler mode. Because the handler mode is only enabled at the privileged level, there are actually only three states, as shown in [Table 4-1](#).

Table 4-1. Operational Level

| Condition | Privileged | User |
|----------------------|--------------|-------------|
| Running an exception | Handler mode | Not used |
| Running main program | Thread mode | Thread mode |

At the user level, access to certain instructions, special registers, configuration registers, and debugging components is blocked. Attempts to access them cause a fault exception. At the privileged level, access to all instructions and registers is allowed.

The processor runs in the handler mode (always at the privileged level) when handling an exception, and in the thread mode when not.

4.1.3 CPU Registers

The Cortex-M3 CPU registers are listed in [Table 4-2](#). Registers R0-R15 are all 32 bits wide.

Table 4-2. Cortex M3 CPU Registers


| Register | Description |
|----------|---|
| R0-R12 | General purpose registers R0-R12 have no special architecturally defined uses. Most instructions that specify a general purpose register specify R0-R12. <ul style="list-style-type: none"> ■ Low Registers: Registers R0-R7 are accessible by all instructions that specify a general purpose register. ■ High Registers: Registers R8-R12 are accessible by all 32-bit instructions that specify a general purpose register; they are not accessible by all 16-bit instructions. |
| R13 | R13 is the stack pointer register. It is a banked register that switches between two 32-bit stack pointers: the Main Stack Pointer (MSP) and the Process Stack Pointer (PSP). The PSP is used only when the CPU operates at the user level in thread mode. The MSP is used in all other privilege levels and modes. Bits[0:1] of the SP are ignored and considered to be 0, so the SP is always aligned to a word (4 byte) boundary. |
| R14 | R14 is the Link Register (LR). The LR stores the return address when a subroutine is called. |

Table 4-2. Cortex M3 CPU Registers (continued)


| Register | Description |
|-----------|--|
| R15 | R15 is the Program Counter (PC). Bit 0 of the PC is ignored and considered to be 0, so instructions are always aligned to a half word (2 byte) boundary. |
| xPSR | The Program status registers are divided into three status registers, which are accessed either together or separately: <ul style="list-style-type: none"> ■ Application Program Status Register (APSR) holds program execution status bits such as zero, carry, negative, in bits[27:31]. ■ Interrupt Program Status Register (IPSR) holds the current exception number in bits[0:8]. ■ Execution Program Status Register (EPSR) holds control bits for interrupt continuable and IF-THEN instructions in bits[10:15] and [25:26]. Bit 24 is always set to 1 to indicate Thumb mode. Trying to clear it causes a fault exception. |
| PRIMASK | A 1-bit interrupt mask register. When set, it allows only the nonmaskable interrupt (NMI) and hard fault exception. All other exceptions and interrupts are masked. |
| FAULTMASK | A 1-bit interrupt mask register. When set, it allows only the NMI. All other exceptions and interrupts are masked. |
| BASEPRI | A register of up to nine bits that define the masking priority level. When set, it disables all interrupts of the same or higher priority value. If set to 0 then the masking function is disabled. |
| CONTROL | A 2-bit register for controlling the operating mode. Bit 0: 0 = privileged level in thread mode, 1 = user level in thread mode. Bit 1: 0 = default stack (MSP) is used, 1 = alternate stack is used. If in thread mode or user level then the alternate stack is the PSP. There is no alternate stack for handler mode; the bit must be 0 while in handler mode. |

4.2 Cache Controller

The CY8C56LP family has 1 KB, 4-way set-associative instruction cache between the CPU and the flash memory. This improves instruction execution rate and reduces system power consumption by requiring less frequent flash access.

Figure 4-2. DMA Timing Diagram


Basic DMA Read Transfer without wait states



Basic DMA Write Transfer without wait states

4.3.4.2 Auto Repeat DMA

Auto repeat DMA is typically used when a static pattern is repetitively read from system memory and written to a peripheral. This is done with a single TD that chains to itself.

4.3.4.3 Ping Pong DMA

A ping pong DMA case uses double buffering to allow one buffer to be filled by one client while another client is consuming the data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together so that each TD calls the opposite TD when complete.

4.3.4.4 Circular DMA

Circular DMA is similar to ping pong DMA except it contains more than two buffers. In this case there are multiple TDs; after the last TD is complete it chains back to the first TD.

4.3.4.5 Indexed DMA

In an indexed DMA case, an external master requires access to locations on the system bus as if those locations were shared memory. As an example, a peripheral may be configured as an SPI or I²C slave where an address is received by the external master. That address becomes an index or offset into the internal system bus memory space. This is accomplished with an initial "address fetch" TD that reads the target address location from the peripheral and writes that value into a subsequent TD in the chain. This modifies the TD chain on the fly. When the "address fetch" TD completes it moves on to the next TD, which has the new address information embedded in it. This TD then carries out the data transfer with the address location required by the external master.

4.3.4.6 Scatter Gather DMA

In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of the device and the packet elements, including the header, payload, and trailer, exist

in various noncontiguous locations in memory. Scatter gather DMA allows the segments to be concatenated together by using multiple TDs in a chain. The chain gathers the data from the multiple locations. A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.


4.3.4.7 Packet Queuing DMA

Packet queuing DMA is similar to scatter gather DMA but specifically refers to packet protocols. With these protocols, there may be separate configuration, data, and status phases associated with sending or receiving a packet.

For instance, to transmit a packet, a memory mapped configuration register can be written inside a peripheral, specifying the overall length of the ensuing data phase. The CPU can set up this configuration information anywhere in system memory and copy it with a simple TD to the peripheral. After the configuration phase, a data phase TD (or a series of data phase TDs) can begin (potentially using scatter gather). When the data phase TD(s) finish, a status phase TD can be invoked that reads some memory mapped status information from the peripheral and copies it to a location in system memory specified by the CPU for later inspection. Multiple sets of configuration, data, and status phase "subchains" can be strung together to create larger chains that transmit multiple packets in this way. A similar concept exists in the opposite direction to receive the packets.

4.3.4.8 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD's configuration. This process repeats as often as necessary.

Figure 7-4. Datapath Top Level


7.2.2.1 Working Registers

The datapath contains six primary working registers, which are accessed by CPU firmware or DMA during normal operation.

Table 7-1. Working Datapath Registers

| Name | Function | Description |
|-----------|----------------|---|
| A0 and A1 | Accumulators | These are sources and sinks for the ALU and also sources for the compares. |
| D0 and D1 | Data Registers | These are sources for the ALU and sources for the compares. |
| F0 and F1 | FIFOs | These are the primary interface to the system bus. They can be a data source for the data registers and accumulators or they can capture data from the accumulators or ALU. Each FIFO is four bytes deep. |

7.2.2.2 Dynamic Configuration RAM

Dynamic configuration is the ability to change the datapath function and internal configuration on a cycle-by-cycle basis, under sequencer control. This is implemented using the 8-word x 16-bit configuration RAM, which stores eight unique 16-bit wide

configurations. The address input to this RAM controls the sequence, and can be routed from any block connected to the UDB routing matrix, most typically PLD logic, I/O pins, or from the outputs of this or other datapath blocks.


ALU

The ALU performs eight general-purpose functions. They are:

- Increment
- Decrement
- Add
- Subtract
- Logical AND
- Logical OR
- Logical XOR
- Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register

Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

Figure 8-1. Analog Subsystem Block Diagram


The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog resources and also connections from one analog resource to another. PSoC Creator also provides component libraries that allow you to configure the various analog blocks to perform application specific functions (PGA, transimpedance amplifier, voltage DAC, current DAC, and so on). The tool also generates API interface libraries that allow you to write firmware that allows the communication between the analog peripheral and CPU/Memory.

8.1 Analog Routing

The PSoC 5LP family of devices has a flexible analog routing architecture that provides the capability to connect GPIOs and different analog blocks, and also route signals between different analog blocks. One of the strong points of this flexible routing architecture is that it allows dynamic routing of input and output connections to the different analog blocks.

For information on how to make pin selections for optimal analog routing, refer to the application note, [AN58304 - PSoC® 3 and PSoC® 5 - Pin Selection for Analog Designs](#).

8.1.1 Features

- Flexible, configurable analog routing architecture
- 16 Analog globals (AG) and two analog mux buses (AMUXBUS) to connect GPIOs and the analog blocks
- Each GPIO is connected to one analog global and one analog mux bus
- 8 Analog local buses (abus) to route signals between the different analog blocks
- Multiplexers and switches for input and output selection of the analog blocks

8.1.2 Functional Description

Analog globals (AGs) and analog mux buses (AMUXBUS) provide analog connectivity between GPIOs and the various analog blocks. There are 16 AGs in the PSoC 5LP family. The analog routing architecture is divided into four quadrants as shown in [Figure 8-2](#). Each quadrant has four analog globals (AGL[0..3], AGL[4..7], AGR[0..3], AGR[4..7]). Each GPIO is connected to the corresponding AG through an analog switch. The analog mux bus is a shared routing resource that connects to every GPIO through an analog switch. There are two AMUXBUS routes in PSoC 5LP, one in the left half (AMUXBUSL) and one in the right half (AMUXBUSR), as shown in [Figure 8-2](#).

Analog local buses (abus) are routing resources located within the analog subsystem and are used to route signals between different analog blocks. There are eight abus routes in PSoC 5LP, four in the left half (abusl [0:3]) and four in the right half (abusr [0:3]) as shown in [Figure 8-2](#). Using the abus saves the analog globals and analog mux buses from being used for interconnecting the analog blocks.

Multiplexers and switches exist on the various buses to direct signals into and out of the analog blocks. A multiplexer can have only one connection on at a time, whereas a switch can have multiple connections on simultaneously. In [Figure 8-2](#), multiplexers are indicated by grayed ovals and switches are indicated by transparent ovals.


8.6.3 PGA

The PGA amplifies an external or internal signal. The PGA can be configured to operate in inverting mode or noninverting mode. The PGA function may be configured for both positive and negative gains as high as 50 and 49 respectively. The gain is adjusted by changing the values of R1 and R2 as illustrated in Figure 8-9. The schematic in Figure 8-9 shows the configuration and possible resistor settings for the PGA. The gain is switched from inverting and non inverting by changing the shared select value of the both the input muxes. The bandwidth for each gain case is listed in Table 8-3.

Table 8-3. Bandwidth

| Gain | Bandwidth |
|------|-----------|
| 1 | 6.0 MHz |
| 24 | 340 kHz |
| 48 | 220 kHz |
| 50 | 215 kHz |

Figure 8-9. PGA Resistor Settings



The PGA is used in applications where the input signal may not be large enough to achieve the desired resolution in the ADC, or dynamic range of another SC/CT block such as a mixer. The gain is adjustable at runtime, including changing the gain of the PGA prior to each ADC sample.

8.6.4 TIA

The Transimpedance Amplifier (TIA) converts an internal or external current to an output voltage. The TIA uses an internal feedback resistor in a continuous time configuration to convert input current to output voltage. For an input current I_{in} , the output voltage is $V_{REF} - I_{in} \times R_{fb}$, where V_{REF} is the value placed on the non inverting input. The feedback resistor R_{fb} is programmable between 20 K Ω and 1 M Ω through a configuration register. Table 8-4 shows the possible values of R_{fb} and associated configuration settings.


Table 8-4. Feedback Resistor Settings

| Configuration Word | Nominal R_{fb} (K Ω) |
|--------------------|--------------------------------|
| 000b | 20 |
| 001b | 30 |
| 010b | 40 |
| 011b | 60 |
| 100b | 120 |

Table 8-4. Feedback Resistor Settings

| | |
|------|------|
| 101b | 250 |
| 110b | 500 |
| 111b | 1000 |

Figure 8-10. Continuous Time TIA Schematic



The TIA configuration is used for applications where an external sensor's output is current as a function of some type of stimulus such as temperature, light, magnetic flux etc. In a common application, the voltage DAC output can be connected to the V_{REF} TIA input to allow calibration of the external sensor bias current by adjusting the voltage DAC output voltage.

8.7 LCD Direct Drive

The PSoC Liquid Crystal Display (LCD) driver system is a highly configurable peripheral designed to allow PSoC to directly drive a broad range of LCD glass. All voltages are generated on chip, eliminating the need for external components. With a high multiplex ratio of up to 1/16, the CY8C56LP family LCD driver system can drive a maximum of 736 segments. The PSoC LCD driver module was also designed with the conservative power budget of portable devices in mind, enabling different LCD drive modes and power down modes to conserve power.


PSoC Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required specifications. This is possible because of the programmability inherent to PSoC devices.

Key features of the PSoC LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low power) waveform support
- Wide operating voltage range support (2 V to 5 V) for LCD panels
- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane x 46 front plane)
- Up to 64 levels of software controlled contrast

- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization

Figure 8-11. LCD System



8.7.1 LCD Segment Pin Driver

Each GPIO pin contains an LCD driver circuit. The LCD driver buffers the appropriate output of the LCD DAC to directly drive the glass of the LCD. A register setting determines whether the pin is a common or segment. The pin's LCD driver then selects one of the six bias voltages to drive the I/O pin, as appropriate for the display data.

8.7.2 Display Data Flow

The LCD segment driver system reads display data and generates the proper output voltages to the LCD glass to produce the desired image. Display data resides in a memory buffer in the system SRAM. Each time you need to change the common and segment driver voltages, the next set of pixel data moves from the memory buffer into the Port Data Registers via DMA.

8.7.3 UDB and LCD Segment Control

A UDB is configured to generate the global LCD control signals and clocking. This set of signals is routed to each LCD pin driver through a set of dedicated LCD global routing channels. In addition to generating the global LCD control signals, the UDB also produces a DMA request to initiate the transfer of the next frame of LCD data.

8.7.4 LCD DAC

The LCD DAC generates the contrast control and bias voltage for the LCD system. The LCD DAC produces up to five LCD drive voltages plus ground, based on the selected bias ratio. The bias voltages are driven out to GPIO pins on a dedicated LCD bias bus, as required.

8.8 CapSense

The CapSense system provides a versatile and efficient means for measuring capacitance in applications such as touch sense buttons, sliders, proximity detection, etc. The CapSense system uses a configuration of system resources, including a few hardware functions primarily targeted for CapSense. Specific resource usage is detailed in the CapSense component in PSoC Creator.

A capacitive sensing method using a delta-sigma modulator (CSD) is used. It provides capacitance sensing using a switched capacitor technique with a delta-sigma modulator to convert the sensing current to a digital code.

8.9 Temp Sensor

Die temperature is used to establish programming parameters for writing flash. Die temperature is measured using a dedicated sensor based on a forward biased transistor. The temperature sensor has its own auxiliary ADC.

8.10 DAC

The CY8C56LP parts contain four Digital to Analog Convertors (DACs). Each DAC is 8-bit and can be configured for either voltage or current output. The DACs support CapSense, power supply regulation, and waveform generation. Each DAC has the following features.

- Adjustable voltage or current output in 255 steps
- Programmable step size (range selection)
- Eight bits of calibration to correct $\pm 25\%$ of gain error
- Source and sink option for current output
- 8 Msps conversion rate for current output
- 1 Msps conversion rate for voltage output
- Monotonic in nature
- Data and strobe inputs can be provided by the CPU or DMA, or routed directly from the DSI
- Dedicated low-resistance output pin for high-current mode

Table 11-2. DC Specifications (continued)

| Parameter | Description | Conditions | Min | Typ | Max | Units | |
|---|--|--|------------|-----|-----|-------|----|
| $I_{DD}^{[22]}$ | Sleep Mode^[23] CPU = OFF RTC = ON (= ECO32K ON, in low-power mode) Sleep timer = ON (= ILO ON at 1 kHz) ^[24] WDT = OFF I ² C Wake = OFF Comparator = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode | $V_{DD} = V_{DDIO} = 4.5-5.5\text{ V}$ | T = -40 °C | – | 1.9 | 3.1 | μA |
| | | | T = 25 °C | – | 2.4 | 3.6 | |
| | | | T = 85 °C | – | 5 | 16 | |
| | | | T = 105 °C | – | 5 | 16 | |
| | | $V_{DD} = V_{DDIO} = 2.7-3.6\text{ V}$ | T = -40 °C | – | 1.7 | 3.1 | |
| | | | T = 25 °C | – | 2 | 3.6 | |
| | | | T = 85 °C | – | 4.2 | 16 | |
| | | | T = 105 °C | – | 4.2 | 16 | |
| | | $V_{DD} = V_{DDIO} = 1.71-1.95\text{ V}$ | T = -40 °C | – | 1.6 | 3.1 | |
| | | | T = 25 °C | – | 1.9 | 3.6 | |
| | | | T = 85 °C | – | 4.2 | 16 | |
| | | | T = 105 °C | – | 4.2 | 16 | |
| <p>Comparator = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF I²C Wake = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode</p> | $V_{DD} = V_{DDIO} = 2.7-3.6\text{ V}^{[25]}$ | T = 25 °C | – | 3 | 4.2 | μA | |
| <p>I²C Wake = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF Comparator = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode</p> | $V_{DD} = V_{DDIO} = 2.7-3.6\text{ V}^{[25]}$ | T = 25 °C | – | 1.7 | 3.6 | μA | |

Notes

22. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective datasheets, available in PSoC Creator, the integrated design environment. To estimate total current, find CPU current at frequency of interest and add peripheral currents for your particular system from the device datasheet and component datasheets.

23. If V_{CCD} and V_{CCA} are externally regulated, the voltage difference between V_{CCD} and V_{CCA} must be less than 50 mV.

24. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.

25. Based on device characterization (Not production tested).

11.3.3 Inductive Boost Regulator

Unless otherwise specified, operating conditions are: $V_{BAT} = 0.5\text{ V} - 3.6\text{ V}$, $V_{OUT} = 1.8\text{ V} - 5.0\text{ V}$, $I_{OUT} = 0\text{ mA} - 50\text{ mA}$, $L_{BOOST} = 4.7\text{ }\mu\text{H} - 22\text{ }\mu\text{H}$, $C_{BOOST} = 22\text{ }\mu\text{F} \parallel 3 \times 1.0\text{ }\mu\text{F} \parallel 3 \times 0.1\text{ }\mu\text{F}$, $C_{BAT} = 22\text{ }\mu\text{F}$, $I_F = 1.0\text{ A}$, excludes 99-pin CSP package. For information on using boost with 99-pin CSP package please contact Cypress support. Unless otherwise specified, all charts and graphs show typical values.

Table 11-6. Inductive Boost Regulator DC Specifications




| Parameter | Description | Conditions | | Min | Typ | Max | Units |
|---------------------|--|---|---|------|------|------|-------|
| V _{OUT} | Boost output voltage ^[29] | vsel = 1.8 V in register BOOST_CR0 | | 1.71 | 1.8 | 1.89 | V |
| | | vsel = 1.9 V in register BOOST_CR0 | | 1.81 | 1.90 | 2.00 | V |
| | | vsel = 2.0 V in register BOOST_CR0 | | 1.90 | 2.00 | 2.10 | V |
| | | vsel = 2.4 V in register BOOST_CR0 | | 2.16 | 2.40 | 2.64 | V |
| | | vsel = 2.7 V in register BOOST_CR0 | | 2.43 | 2.70 | 2.97 | V |
| | | vsel = 3.0 V in register BOOST_CR0 | | 2.70 | 3.00 | 3.30 | V |
| | | vsel = 3.3 V in register BOOST_CR0 | | 2.97 | 3.30 | 3.63 | V |
| | | vsel = 3.6 V in register BOOST_CR0 | | 3.24 | 3.60 | 3.96 | V |
| | | vsel = 5.0 V in register BOOST_CR0 | | 4.50 | 5.00 | 5.50 | V |
| V _{BAT} | Input voltage to boost ^[30] | I _{OUT} = 0 mA–5 mA | vsel = 1.8 V–2.0 V, T _A = 0 °C–70 °C | 0.5 | – | 0.8 | V |
| | | I _{OUT} = 0 mA–15 mA | vsel = 1.8 V–5.0 V ^[31] , T _A = –10 °C–85 °C | 1.6 | – | 3.6 | V |
| | | I _{OUT} = 0 mA–25 mA | vsel = 1.8 V–2.7 V, T _A = –10 °C–85 °C | 0.8 | – | 1.6 | V |
| | | I _{OUT} = 0 mA–50 mA | vsel = 1.8 V–3.3 V ^[31] , T _A = –40 °C–85 °C | 1.8 | – | 2.5 | V |
| | | | vsel = 1.8 V–3.3 V ^[31] , T _A = –10 °C–85 °C | 1.3 | – | 2.5 | V |
| | | | vsel = 2.5 V–5.0 V ^[31] , T _A = –10 °C–85 °C | 2.5 | – | 3.6 | V |
| | | | | | | | |
| I _{OUT} | Output current | T _A = 0 °C–70 °C | V _{BAT} = 0.5 V–0.8 V | 0 | – | 5 | mA |
| | | T _A = –10 °C–85 °C | V _{BAT} = 1.6 V–3.6 V | 0 | – | 15 | mA |
| | | | V _{BAT} = 0.8 V–1.6 V | 0 | – | 25 | mA |
| | | | V _{BAT} = 1.3 V–2.5 V | 0 | – | 50 | mA |
| | | | V _{BAT} = 2.5 V–3.6 V | 0 | – | 50 | mA |
| | | T _A = –40 °C–85 °C | V _{BAT} = 1.8 V–2.5 V | 0 | – | 50 | mA |
| | | I _{LPK} | Inductor peak current | | | – | – |
| I _Q | Quiescent current | Boost active mode | | – | 250 | – | μA |
| | | Boost sleep mode, I _{OUT} < 1 μA | | – | 25 | – | μA |
| Reg _{LOAD} | Load regulation | | | – | – | 10 | % |
| Reg _{LINE} | Line regulation | | | – | – | 10 | % |

Notes

29. Listed vsel options are characterized. Additional vsel options are valid and guaranteed by design.

30. The boost will start at all valid V_{BAT} conditions including down to $V_{BAT} = 0.5\text{ V}$.

31. If V_{BAT} is greater than or equal to V_{OUT} boost setting, then V_{OUT} will be less than V_{BAT} due to resistive losses in the boost circuit.

Figure 11-27. Opamp Vos vs Vcommon and V_{DDA}, 25 °C

Figure 11-28. Opamp Output Voltage vs Load Current and Temperature, High Power Mode, 25 °C, V_{DDA} = 2.7 V

Figure 11-29. Opamp Operating Current vs V_{DDA} and Power Mode

Table 11-19. Opamp AC Specifications^[40]

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|----------------|------------------------|---|-----|-----|-----|-----------|
| GBW | Gain-bandwidth product | Power mode = minimum, 15 pF load | 1 | — | — | MHz |
| | | Power mode = low, 15 pF load | 2 | — | — | MHz |
| | | Power mode = medium, 200 pF load | 1 | — | — | MHz |
| | | Power mode = high, 200 pF load | 3 | — | — | MHz |
| SR | Slew rate, 20% - 80% | Power mode = minimum, 15 pF load | 1.1 | — | — | V/μs |
| | | Power mode = low, 15 pF load | 1.1 | — | — | V/μs |
| | | Power mode = medium, 200 pF load | 0.9 | — | — | V/μs |
| | | Power mode = high, 200 pF load | 3 | — | — | V/μs |
| e _n | Input noise density | Power mode = high, V _{DDA} = 5 V, at 100 kHz | — | 45 | — | nV/sqrtHz |



Note

40. Based on device characterization (Not production tested).

11.5.3 Voltage Reference

Table 11-23. Voltage Reference Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|----------------------------------|---|--|------------------|-------|------------------|---------|
| V _{REF} ^[45] | Precision reference voltage | Initial trimming, 25 °C | 1.023 (-0.1%) | 1.024 | 1.025 (+0.1%) | V |
| | After typical PCB assembly, post reflow | Typical (non-optimized) board layout and 250 °C solder reflow. Device may be calibrated after assembly to improve performance. | -40 °C | ±0.5 | — | % |
| | | | 25 °C | ±0.2 | — | % |
| | | | 85 °C | ±0.2 | — | % |
| | | | 105 °C | ±0.3 | — | % |
| | Temperature drift ^[46] | | — | — | 30 | ppm/°C |
| | Long term drift ^[46] | | — | 100 | — | ppm/Khr |
| | Thermal cycling drift (stability) ^[46] | | — | 100 | — | ppm |

Figure 11-34. Vref vs Temperature

Figure 11-35. Vref Long-term Drift

Notes

45. V_{REF} is measured after packaging, and thus accounts for substrate and die attach stresses.

46. Based on device characterization (Not production tested).

11.5.4 SAR ADC





Table 11-24. SAR ADC DC Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------------|--|--|------------------|-----|------------------|-------|
| | Resolution | | – | – | 12 | bits |
| | Number of channels – single-ended | | – | – | No of GPIO | |
| | Number of channels – differential | Differential pair is formed using a pair of neighboring GPIO. | – | – | No of GPIO/2 | |
| | Monotonicity ^[47] | | Yes | – | – | |
| Ge | Gain error ^[48] | External reference | – | – | ±0.1 | % |
| V _{OS} | Input offset voltage | | – | – | ±2 | mV |
| I _{DD} | Current consumption ^[47] | | – | – | 1 | mA |
| | Input voltage range – single-ended ^[47] | | V _{SSA} | – | V _{DDA} | V |
| | Input voltage range – differential ^[47] | | V _{SSA} | – | V _{DDA} | V |
| PSRR | Power supply rejection ratio ^[47] | | 70 | – | – | dB |
| CMRR | Common mode rejection ratio | | 70 | – | – | dB |
| INL | Integral non linearity ^[47] | V _{DDA} 1.71 to 5.5 V, 1 Msps, V _{REF} 1 to 5.5 V, bypassed at ExtRef pin | – | – | +2/–1.5 | LSB |
| | | V _{DDA} 2.0 to 3.6 V, 1 Msps, V _{REF} 2 to V _{DDA} , bypassed at ExtRef pin | – | – | ±1.2 | LSB |
| | | V _{DDA} 1.71 to 5.5 V, 500 ksps, V _{REF} 1 to 5.5 V, bypassed at ExtRef pin | – | – | ±1.3 | LSB |
| DNL | Differential non linearity ^[47] | V _{DDA} 1.71 to 5.5 V, 1 Msps, V _{REF} 1 to 5.5 V, bypassed at ExtRef pin | – | – | +2/–1 | LSB |
| | | V _{DDA} 2.0 to 3.6 V, 1 Msps, V _{REF} 2 to V _{DDA} , bypassed at ExtRef pin No missing codes | – | – | 1.7/–0.99 | LSB |
| | | V _{DDA} 1.71 to 5.5 V, 500 ksps, V _{REF} 1 to 5.5 V, bypassed at ExtRef pin No missing codes | – | – | +2/–0.99 | LSB |
| R _{IN} | Input resistance ^[47] | | – | 180 | – | kΩ |

Notes

47. Based on device characterization (Not production tested).

48. For total analog system I_{dd} < 5 mA, depending on package used. With higher total analog system currents it is recommended that the SAR ADC be used in differential mode.

Figure 11-48. IDAC Full Scale Error vs Temperature, Range = 255 μ A, Source Mode

Figure 11-49. IDAC Full Scale Error vs Temperature, Range = 255 μ A, Sink Mode

Figure 11-50. IDAC Operating Current vs Temperature, Range = 255 μ A, Code = 0, Source Mode

Figure 11-51. IDAC Operating Current vs Temperature, Range = 255 μ A, Code = 0, Sink Mode

Table 11-31. IDAC AC Specifications^[56]

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|--------------|--------------------------|---|-----|-----|-----|-----------|
| F_{DAC} | Update rate | | — | — | 8 | Msp/s |
| T_{SETTLE} | Settling time to 0.5 LSB | Range = 31.875 μ A, full scale transition, fast mode, 600 Ω 15-pF load | — | — | 125 | ns |
| | | Range = 255 μ A, full scale transition, fast mode, 600 Ω 15-pF load | — | — | 125 | ns |
| | Current noise | Range = 255 μ A, source mode, fast mode, V_{DDA} = 5 V, 10 kHz | — | 340 | — | pA/sqrtHz |

Note

56. Based on device characterization (Not production tested).

11.5.8 Voltage Digital to Analog Converter (VDAC)

See the VDAC component datasheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, all charts and graphs show typical values.

Table 11-32. VDAC DC Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|------------------|---|-----------------------------------|-----|------|------|-----------|
| | Resolution | | – | 8 | – | bits |
| INL1 | Integral nonlinearity | 1 V scale | – | ±2.1 | ±2.5 | LSB |
| INL4 | Integral nonlinearity ^[57] | 4 V scale | – | ±2.1 | ±2.5 | LSB |
| DNL1 | Differential nonlinearity | 1 V scale | – | ±0.3 | ±1 | LSB |
| DNL4 | Differential nonlinearity ^[57] | 4 V scale | – | ±0.3 | ±1 | LSB |
| Rout | Output resistance | 1 V scale | – | 4 | – | kΩ |
| | | 4 V scale | – | 16 | – | kΩ |
| V _{OUT} | Output voltage range, code = 255 | 1 V scale | – | 1.02 | – | V |
| | | 4 V scale, V _{DDA} = 5 V | – | 4.08 | – | V |
| | Monotonicity | | – | – | Yes | – |
| V _{OS} | Zero scale error | | – | 0 | ±0.9 | LSB |
| Eg | Gain error | 1 V scale | – | – | ±2.5 | % |
| | | 4 V scale | – | – | ±2.5 | % |
| TC_Eg | Temperature coefficient, gain error | 1 V scale | – | – | 0.03 | %FSR / °C |
| | | 4 V scale | – | – | 0.03 | %FSR / °C |
| I _{DD} | Operating current ^[57] | Slow mode | – | – | 100 | μA |
| | | Fast mode | – | – | 500 | μA |

Figure 11-56. VDAC INL vs Input Code, 1 V Mode





Figure 11-57. VDAC DNL vs Input Code, 1 V Mode



Note

57. Based on device characterization (Not production tested).

11.9 Clocking


Specifications are valid for $-40\text{ }^{\circ}\text{C} \leq T_A \leq 105\text{ }^{\circ}\text{C}$ and $T_J \leq 120\text{ }^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. Unless otherwise specified, all charts and graphs show typical values.

11.9.1 Internal Main Oscillator

Table 11-75. IMO DC Specifications^[86]

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|---------------------|-----------------------|------------------------------------|-----|-----|-----|-------|
| I _{cc_imo} | Supply current | | | | | |
| | 74.7 MHz | | – | – | 730 | μA |
| | 62.6 MHz | | – | – | 600 | μA |
| | 48 MHz | | – | – | 500 | μA |
| | 24 MHz – USB mode | With oscillator locking to USB bus | – | – | 500 | μA |
| | 24 MHz – non USB mode | | – | – | 300 | μA |
| | 12 MHz | | – | – | 200 | μA |
| | 6 MHz | | – | – | 180 | μA |
| | 3 MHz | | – | – | 150 | μA |

Figure 11-76. IMO Current vs. Frequency



Note

86. Based on device characterization (Not production tested).

11.9.3 MHz External Crystal Oscillator

For more information on crystal or ceramic resonator selection for the MHzECO, refer to application note [AN54439: PSoC 3 and PSoC 5 External Oscillators](#).

Table 11-79. MHzECO DC Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------------|-----------------------------------|-------------------|-----|-----|-----|-------|
| I _{CC} | Operating current ^[91] | 13.56 MHz crystal | – | 3.8 | – | mA |

Table 11-80. MHzECO AC Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------|-------------------------|------------|-----|-----|-----|-------|
| F | Crystal frequency range | | 4 | – | 25 | MHz |

11.9.4 kHz External Crystal Oscillator

Table 11-81. kHzECO DC Specifications^[91]

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------------|-------------------|---------------------------|-----|------|-----|-------|
| I _{CC} | Operating current | Low power mode; CL = 6 pF | – | 0.25 | 1.0 | μA |
| DL | Drive level | | – | – | 1 | μW |

Table 11-82. kHzECO AC Specifications^[91]

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------------|--------------|-----------------|-----|--------|-----|-------|
| F | Frequency | | – | 32.768 | – | kHz |
| T _{ON} | Startup time | High power mode | – | 1 | – | s |

11.9.5 External Clock Reference

Table 11-83. External Clock Reference AC Specifications^[91]

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------|--------------------------|------------------------------------|-----|-----|-----|-------|
| | External frequency range | | 0 | – | 33 | MHz |
| | Input duty cycle range | Measured at V _{DDIO} /2 | 30 | 50 | 70 | % |
| | Input edge rate | V _{IL} to V _{IH} | 0.5 | – | – | V/ns |

11.9.6 Phase-Locked Loop

Table 11-84. PLL DC Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-----------------|-----------------------|--------------------------|-----|-----|-----|-------|
| I _{DD} | PLL operating current | In = 3 MHz, Out = 80 MHz | – | 650 | – | μA |
| | | In = 3 MHz, Out = 67 MHz | – | 400 | – | μA |
| | | In = 3 MHz, Out = 24 MHz | – | 200 | – | μA |

Table 11-85. PLL AC Specifications

| Parameter | Description | Conditions | Min | Typ | Max | Units |
|-------------------------|--|---------------------|-----|-----|-----|-------|
| F _{pllin} | PLL input frequency ^[92] | | 1 | – | 48 | MHz |
| | PLL intermediate frequency ^[93] | Output of prescaler | 1 | – | 3 | MHz |
| F _{plout} | PLL output frequency ^[92] | | 24 | – | 80 | MHz |
| | Lock time at startup | | – | – | 250 | μs |
| J _{period-rms} | Jitter (rms) ^[91] | | – | – | 250 | ps |

Notes

91. Based on device characterization (Not production tested).

92. This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL.

93. PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16.

12. Ordering Information

In addition to the features listed in [Table 12-1](#), every CY8C56LP device includes: up to 256K flash, 64K SRAM, 2K EEPROM, a precision on-chip voltage reference, precision oscillators, flash, ECC, DMA, a fixed function I²C, JTAG/SWD programming and debug, external memory interface, boost, and more. In addition to these features, the flexible UDBs and analog subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoc Creator makes a part recommendation after you choose the components required by your application. All CY8C56LP derivatives incorporate device and flash security in user-selectable security levels; see the TRM for details.

Table 12-1. CY8C56LP Family with ARM Cortex-M3 CPU

| Part Number | MCU Core | | | | Analog | | | | | | | | Digital | | | | I/O ^[96] | | | | Package | JTAG ID ^[97] |
|-------------------|-----------------|------------|-----------|-------------|-------------------|------------------------------|-----|-------------|-------------------------------------|--------|-----|----------|----------------------|------------------|--------|----------|---------------------|------|-----|-------|----------|-------------------------|
| | CPU Speed (MHz) | Flash (KB) | SRAM (KB) | EEPROM (KB) | LCD Segment Drive | ADCs | DAC | Comparators | SC/CT Analog Blocks ^[94] | Opamps | DFB | CapSense | UDBs ^[95] | 16-bit Timer/PWM | FS USB | CAN 2.0b | Total I/O | GPIO | SIO | USBIO | | |
| CY8C5668AXI-LP010 | 67 | 256 | 64 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E10A069 |
| CY8C5668AXI-LP013 | 67 | 256 | 64 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | ✓ | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E10D069 |
| CY8C5668LTI-LP014 | 67 | 256 | 64 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 48 | 38 | 8 | 2 | 68-QFN | 0x2E10E069 |
| CY8C5667AXI-LP006 | 67 | 128 | 32 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E106069 |
| CY8C5667LTI-LP008 | 67 | 128 | 32 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 48 | 38 | 8 | 2 | 68-QFN | 0x2E108069 |
| CY8C5667LTI-LP009 | 67 | 128 | 32 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | ✓ | 48 | 38 | 8 | 2 | 68-QFN | 0x2E109069 |
| CY8C5666AXI-LP001 | 67 | 64 | 16 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 20 | 4 | – | – | 70 | 62 | 8 | 0 | 100-TQFP | 0x2E101069 |
| CY8C5666AXI-LP004 | 67 | 64 | 16 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 20 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E104069 |
| CY8C5666AXQ-LP004 | 67 | 64 | 16 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 20 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E104069 |
| CY8C5666LTI-LP005 | 67 | 64 | 16 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 20 | 4 | ✓ | – | 48 | 38 | 8 | 2 | 68-QFN | 0x2E105069 |
| CY8C5667AXI-LP040 | 67 | 128 | 32 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E128069 |
| CY8C5667AXQ-LP040 | 67 | 128 | 32 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E128069 |
| CY8C5668AXI-LP034 | 67 | 256 | 64 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E122069 |
| CY8C5667LTI-LP041 | 67 | 128 | 32 | 2 | ✓ | 12-bit Del-Sig, 1x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 48 | 38 | 8 | 2 | 68-QFN | 0x2E129069 |
| CY8C5688AXI-LP099 | 80 | 256 | 64 | 2 | 4 | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | ✓ | 72 | 62 | 8 | 2 | 100-TQFP | 0x2E163069 |
| CY8C5688LTI-LP086 | 80 | 256 | 64 | 2 | 4 | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | – | 48 | 38 | 8 | 2 | 68-QFN | 0x2E156069 |
| CY8C5688FNI-LP211 | 80 | 256 | 64 | 2 | ✓ | 2x12-bit SAR | 4 | 4 | 4 | 4 | ✓ | ✓ | 24 | 4 | ✓ | ✓ | 72 | 62 | 8 | 2 | 99-WLCSP | 0x2E1D3069 |

Notes

94. Analog blocks support a wide variety of functionality including TIA, PGA, and mixers. See [Example Peripherals](#) on page 39 for more information on how analog blocks can be used.

95. UDBs support a wide variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or multiple UDBs. Multiple functions can share a single UDB. See [Example Peripherals](#) on page 39 for more information on how UDBs can be used.

96. The I/O Count includes all types of digital I/O: GPIO, SIO, and the two USB I/O. See [I/O System and Routing](#) on page 32 for details on the functionality of each of these types of I/O.

97. The JTAG ID has three major fields. The most significant nibble (left digit) is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.

Document History Page (continued)

| Description Title: PSoC® 5LP: CY8C56LP Family Datasheet Programmable System-on-Chip (PSoC®) Document Number: 001-84935 | | | | |
|---|---------|-----------------|-----------------|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| *J | 5030641 | MKEA | 11/30/2015 | Added Table 2-1 . Removed the configurable XRES information. Updated Section 5.6 Updated Section 6.3.1.1 . Updated values for DSI Fmax, Fgpiom max, and Fsiom max. Corrected the web link for the PSoC 5 Device Programming Specifications in Section 9 . Updated CSP Package Bootloader section. Added MHzECO DC Specifications . Updated 99-WLCSP and 100-pin TQFP package drawings. Added a footnote reference for the "CY8C5287AXI-LP095" part in Table 12-1 clarifying that it has 256 KB flash. Added the CY8C5667AXQ-LP040 part in Table 12-1 . |
| *K | 5478402 | MKEA | 10/25/2016 | Updated More Information . Add Links to CAD Libraries in Section 2 . Corrected typos in External Electrical Connections . |
| *L | 5703770 | GNKK | 04/20/2017 | Updated the Cypress logo and copyright information. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.