

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	2.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f018-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Figure 18.3. PCA Capture Mode Diagram	139
	Figure 18.4. PCA Software Timer Mode Diagram	140
	Figure 18.5. PCA High Speed Output Mode Diagram	140
	Figure 18.6. PCA PWM Mode Diagram	141
	18.2. PCA Counter/Timer	142
	Table 18.2. PCA Timebase Input Options	142
	Figure 18.7. PCA Counter/Timer Block Diagram	142
	18.3. Register Descriptions for PCA	143
	Figure 18.8. PCA0CN: PCA Control Register	143
	Figure 18.9. PCA0MD: PCA Mode Register	144
	Figure 18.10. PCA0CPMn: PCA Capture/Compare Registers	145
	Figure 18.11. PCA0L: PCA Counter/Timer Low Byte	146
	Figure 18.12. PCA0H: PCA Counter/Timer High Byte	146
	Figure 18.13. PCA0CPLn: PCA Capture Module Low Byte	146
	Figure 18.14. PCA0CPHn: PCA Capture Module High Byte	146
19.	JTAG (IEEE 1149.1)	147
	Figure 19.1. IR: JTAG Instruction Register	147
	19.1. Boundary Scan	148
	Table 19.1. Boundary Data Register Bit Definitions	148
	Figure 19.2. DEVICEID: JTAG Device ID Register	149
	19.2. Flash Programming Commands	150
	Figure 19.3. FLASHCON: JTAG Flash Control Register	151
	Figure 19.4. FLASHADR: JTAG Flash Address Register	151
	Figure 19.5. FLASHDAT: JTAG Flash Data Register	152
	Figure 19.6. FLASHSCL: JTAG Flash Scale Register	152
	19.3. Debug Support	153



1.1.3. Additional Features

The C8051F018/9 has several key enhancements both inside and outside the CIP-51 core to improve its overall performance and ease of use in the end applications.

The extended interrupt handler provides 21 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator 0, a forced software reset, the CNVSTR pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input Pin may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 16MHz) internal oscillator as needed.



Figure 1.4. On-Board Clock and Reset



1.5. Programmable Counter Array

The C8051F018/9 have an on-board Programmable Counter/Timer Array (PCA) in addition to the four 16-bit general-purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer timebase with 5 programmable capture/compare modules. The timebase gets its clock from one of four sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, or an External Clock Input (ECI).

Each capture/compare module can be configured to operate in one of four modes: Edge-Triggered Capture, Software Timer, High Speed Output, or Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.



Figure 1.8. PCA Block Diagram

1.6. Serial Ports

The C8051F0018/9 include a Full-Duplex UART, SPI Bus, and I2C/SMBus. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together.





Figure 4.4. TQFP-48 Package Drawing



5.2. ADC Modes of Operation

The ADC uses VREF to determine its full-scale voltage, thus the reference must be properly configured before performing a conversion (see Section 7). The ADC has a maximum conversion speed of 100ksps. The ADC conversion clock is derived from the system clock. Conversion clock speed can be reduced by a factor of 2, 4, 8 or 16 via the ADCSC bits in the ADC0CF Register. This is useful to adjust conversion speed to accommodate different system clock speeds.

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC Start of Conversion Mode bits (ADSTM1, ADSTM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a 1 to the ADBUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

Writing a 1 to ADBUSY provides software control of the ADC whereby conversions are performed "on-demand". During conversion, the ADBUSY bit is set to 1 and restored to 0 when conversion is complete. The falling edge of ADBUSY triggers an interrupt (when enabled) and sets the ADCINT interrupt flag. Note: When conversions are performed "on-demand", the ADCINT flag, not ADBUSY, should be polled to determine when the conversion has completed. Converted data is available in the ADC data word MSB and LSB registers, ADCOH, ADCOL. Converted data can be either left or right justified in the ADCOH:ADCOL register pair (see example in Figure 5.9) depending on the programmed state of the ADLJST bit in the ADCOCN register.

The ADCTM bit in register ADC0CN controls the ADC track-and-hold mode. In its default state, the ADC input is continuously tracked, except when a conversion is in progress. Setting ADCTM to 1 allows one of four different low power track-and-hold modes to be specified by states of the ADSTM1-0 bits (also in ADC0CN):

- 1. Tracking begins with a write of 1 to ADBUSY and lasts for 3 SAR clocks;
- 2. Tracking starts with an overflow of Timer 3 and lasts for 3 SAR clocks;
- 3. Tracking is active only when the CNVSTR input is low;
- 4. Tracking starts with an overflow of Timer 2 and lasts for 3 SAR clocks.

Modes 1, 2 and 4 (above) are useful when the start of conversion is triggered with a software command or when the ADC is operated continuously. Mode 3 is used when the start of conversion is triggered by external hardware. In this case, the track-and-hold is in its low power mode at times when the CNVSTR input is high. Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes.









PARAMETER	MIN	ТҮР	MAX	UNITS	
Response Time1	(CP+) - (CP-) = 100mV (Note 1)		4		μs
Response Time2	(CP+) - (CP-) = 10mV (Note 1)		12		μs
Common Mode Rejection			1.5	4	mV/V
Ratio					
Positive Hysteresis1	CPnHYP1-0 = 00		0	1	mV
Positive Hysteresis2	CPnHYP1-0 = 01	2	4.5	7	mV
Positive Hysteresis3	CPnHYP1-0 = 10	4	9	13	mV
Positive Hysteresis4	CPnHYP1-0 = 11	10	17	25	mV
Negative Hysteresis1	CPnHYN1-0 = 00		0	1	mV
Negative Hysteresis2	CPnHYN1-0 = 01	2	4.5	7	mV
Negative Hysteresis3	CPnHYN1-0 = 10	4	9	13	mV
Negative Hysteresis4	CPnHYN1-0 = 11	10	17	25	mV
Inverting or Non-inverting		-0.25		(AV+)	V
Input Voltage Range				+0.25	
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-10		+10	mV
POWER SUPPLY					
Power-up Time	CPnEN from 0 to 1		20		μs
Power Supply Rejection			0.1	1	mV/V
Supply Current	Operating Mode (each comparator) at DC		1.5	10	μA

Table 6.1. Comparator Electrical Characteristics

Note 1: CPnHYP1-0 = CPnHYN1-0 = 00.



Figure	8.7	ACC	Accumulator
riguit	0.7.	AUU.	Accumulator

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xE0
Bits 7-0: A T	ACC: Accumu This register is	ulator s the accumu	lator for arith	nmetic operat	ions.			

Figure 8.8. B: B Register





R	R/W	R/W	R/W	R	R	R/W	R	Reset Value
JTAGRS	CNVRSEF	CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	XXXXXXXX
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xEF
	N	1.6						
(Note: I	Jo not use read-	modify-write	e operations	on this registe	er.)			
D:+7.	ITACDET IT	TAC Deset E	1					
DII/.	JIAUKSI. JI	AU Kesel F	lag.					
	0: JTAG IS IIO		li reset state.					
DUC	1: JIAG IS IN	reset state.	D	F = 11 = 11	71			
B110:	UNVRSEF: CO	onvert Start	Reset Source	Enable and I	riag			
	Write							
	0: CNVSTR 1	s not a reset	source	<u>`</u>				
	I: CNVSTR 1	s a reset sour	rce (active lo	w)				
	Read							
	0: Source of p	rior reset wa	as not from C	NVSTR				
	1: Source of p	rior reset wa	as from CNV	STR				
Bit5:	CORSEF: Con	parator 0 Re	eset Enable a	nd Flag				
	Write							
	0: Comparator	r 0 is not a re	eset source					
	1: Comparator	r 0 is a reset	source (activ	e low)				
	Read							
	Note: The valu	e read from	CORSEF is n	ot defined if	Comparator	0 has not bee	en enabled as	а
	reset source.							
	0: Source of p	rior reset wa	as not from C	omparator 0				
	1: Source of p	rior reset wa	as from Comp	parator 0				
Bit4:	SWRSF: Softw	vare Reset F	orce and Flag	g				
	Write							
	0: No Effect							
	1: Forces an in	nternal reset.	. /RST pin is	not affected.				
	Read							
	0: Prior reset s	source was n	ot from write	e to the SWR	SF bit.			
	1: Prior reset s	source was f	rom write to	the SWRSF b	oit.			
Bit3:	WDTRSF: Wa	tchdog Time	er Reset Flag					
	0: Source of p	rior reset wa	as not from W	/DT timeout.				
	1: Source of p	rior reset wa	as from WDT	timeout.				
Bit2:	MCDRSF: Mi	ssing Clock	Detector Flag	5				
	0: Source of p	rior reset wa	as not from M	lissing Clock	Detector tim	eout.		
	1: Source of p	rior reset wa	as from Missi	ng Clock Det	tector timeou	t.		
Bit1:	PORSF: Powe	r-On Reset F	Force and Fla	g				
	Write							
	0: No effect							
	1: Forces a Po	ower-On Res	et. /RST is d	riven low.				
	Read							
	0: Source of p	rior reset wa	as not from P	OR.				
	1: Source of p	rior reset wa	as from POR.					
Bit0:	PINRSF: HW	Pin Reset Fl	ag					
	0: Source of p	rior reset wa	as not from /F	RST pin.				
	1: Source of p	rior reset wa	as from /RST	pin.				

Figure 11.4. RSTSRC: Reset Source Register



DAU	D (III	DAV	DAV	DAV	DAV	DAV	D (III	D . 17.1
	K/W	K/W		R/W	K/W	K/W		
Bit7	Bit6	Bit5	PCAUME Bit4	Bit3	DARTEN Bit2	Bit1	Bit0	SFR Address:
Dit/	BITO BITO BITA BITA BITA BITA BITA							0xE1
								OALI
Bit7.	CPOOEN: Con	mparator 0 ()utnut Enable	Bit				
DIT7.	0 CP0 upaya	ilable at Por	t nin	DI				
	1: CP0 routed	to Port Pin	t pm.					
Bit6.	FCIE PCA0	Counter Inni	ıt Enable Bit					
Dito.	0. ECI unavai	ilable at Port	nin					
	1. ECI routed	to Port Pin	pin.					
Bits3-5.	PCA0ME: PC	A Module I/	O Enable Bits	1				
D 105 5.	000° All PCA	I/O unavail	able at Port ni	ns				
	001: CEX0 rc	outed to Port	Pin.					
	010: CEX0. C	CEX1 routed	to 2 Port Pins					
	011: CEX0. C	CEX1. CEX2	2 routed to 3 P	ort Pins.				
	100: CEX0. C	CEX1. CEX2	2. CEX3 route	d to 4 Port F	Pins.			
	101: CEX0, C	CEX1, CEX2	2, CEX3, CEX	4 routed to	5 Port Pins.			
	110: RESERV	VED	, ,					
	111: RESERV	VED						
Bit2:	UARTEN: UA	ART I/O Ena	ıble Bit					
	0: UART I/O	unavailable	at Port pins.					
	1: RX, TX ro	uted to 2 Por	rt Pins.					
Bit1:	SPIOOEN: SP	I Bus I/O En	able Bit					
	0: SPI I/O una	available at l	Port pins.					
	1: MISO, MC	OSI, SCK, an	d NSS routed	to 4 Port Pi	ns.			
Bit0:	SMB0OEN: S	MBus Bus I	/O Enable Bit					
	0: SMBus I/C) unavailable	e at P0.0, P0.1.					
	1: SDA route	d to P0.0, SC	CL routed to P	0.1.				

Figure 13.3. XBR0: Port I/O CrossBar Register 0



14.6.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Data remains stable in the register as long as SI is set to logic 1. Software can safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.

Figure 14.6.	SMB0DAT:	SMBus	Data	Register
I Igui C I HOI			Duru	The should be



14.6.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus interface. In slave mode, the seven mostsignificant bits hold the 7-bit slave address. The least significant bit, bit 0, is used to enable the recognition of the general call address (0x00). If bit 0 is set to logic 1, the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when the SMBus hardware is operating in master mode.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SLV6	SLV5	SLV4	SLV3	SLV2	SLVI	SLV0	GC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xC3
Bits7-1	SLV6-SLV0:	SMBus Slav	e Address.					
21057 1	These bits are	loaded with	the 7 bit slow	a address to	which the SN	Due will roc	nond when	
	These bits are	ioaded with	the 7-bit slav	e address to		ibus will les	pond when	
	operating as a	slave transm	itter or slave	receiver. SL	V6 is the mo	st significant	t bit of the	
	address and co	orresponds to	the first bit of	of the address	s byte receive	ed on the SM	Bus.	
Bit0:	GC: General C	Call Address	Enable.					
	This bit is use	d to enable g	eneral call ad	ldress (0x00)	recognition.			
	0. General cal	l address is i	mored		U			
		1 uddi 055 15 18						
	1: General cal	address is re	ecognized.					

Figure 14.7.	SMB0ADR:	SMBus	Address	Register
--------------	----------	--------------	---------	----------



Figure 15.7.	SPI0CKR: S	PI Clock	Rate	Register
--------------	------------	----------	------	----------

R/W SCR7	R/W SCR6	R/W SCR5	R/W SCR4	R/W SCR3	R/W SCR2	R/W SCR1	R/W SCR0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x9D
Bits7-0): SCR7-SCR0: These bits deteconfigured for version of the	SPI Clock R ermine the fr master mod system clock	ate requency of the operation. c, and is given	ne SCK outpu The SCK clo n in the follo	at when the S ck frequency wing equatio	SPI module is y is a divided ns:	down	
	$f_{SCK} = 0.5 * f_{S}$	_{YSCLK} / (SPI0	OCKR + 1),	for 0)≤ SPI0CKI	R ≤ 255,		

Figure 15.8. SPI0DAT: SPI Data Register





16.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (see timing diagram in Figure 16.6). On transmit, the ninth data bit is determined by the value in TB8 (SCON.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB8 (SCON.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF register. The TI Transmit Interrupt Flag (SCON.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN Receive Enable bit (SCON.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF receive register if the following conditions are met: RI must be logic 0, and if SM2 is logic 1, the 9th bit must be logic 1.

If these conditions are met, the eight bits of data are stored in SBUF, the ninth bit is stored in RB8 and the RI flag is set. If these conditions are not met, SBUF and RB8 will not be loaded and the RI flag will not be set. An interrupt will occur if enabled when either TI or RI are set.

The baud rate in Mode 2 is a direct function of the system clock frequency as follows:

Mode 2 Baud Rate = $2^{SMOD} * (SYSCLK / 64)$.

The SMOD bit (PCON.7) selects whether to divide SYSCLK by 32 or 64. In the formula, 2 is raised to the power SMOD, resulting in a baud rate of either 1/32 or 1/64 of the system clock frequency. On reset, the SMOD bit is logic 0, thus selecting the lower speed baud rate by default.





16.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 is the same as Mode 2 in all respects except the baud rate is variable. The baud rate is determined in the same manner as for Mode 1. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Timer 1 or Timer 2 overflows generate the baud rate just as with Mode 1. In summary, Mode 3 transmits using the same protocol as Mode 2 but with Mode 1 baud rate generation.



17.2. Timer 2

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFRs: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 12 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion.

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.

RCLK	TCLK	CP/RL2	TR2	Mode			
0	0	1	1	16-bit Counter/Timer with Capture			
0	0	0	1	16-bit Counter/Timer with Auto-Reload			
0	1	Х	1	Baud Rate Generator for TX			
1	0	X	1	Baud Rate Generator for RX			
1	1	Х	1	Baud Rate Generator for TX and RX			
Х	Х	Х	0	Off			



17.2.1. Mode 0: 16-bit Counter/Timer with Capture

In this mode, Timer 2 operates as a 16-bit counter/timer with capture facility. A high-to-low transition on the T2EX input pin causes the 16-bit value in Timer 2 (TH2, TL2) to be loaded into the capture registers (RCAP2H, RCAP2L).

Timer 2 can use either SYSCLK, SYSCLK divided by 12, or high-to-low transitions on the external T2 pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/T2 bit (T2CON.1) selects the system clock as the input for the timer (divided by one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to logic 1, a high-to-low transition at the T2 input pin increments the counter/timer register. As the 16-bit counter/timer register increments and overflows from 0xFFFF to 0x0000, the TF2 timer overflow flag (T2CON.7) is set and an interrupt will occur if the interrupt is enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RL2 (T2CON.0) and the Timer 2 Run Control bit TR2 (T2CON.2) to logic 1. The Timer 2 External Enable EXEN2 (T2CON.3) must also be set to logic 1 to enable a capture. If EXEN2 is cleared, transitions on T2EX will be ignored.



Figure 17.11. T2 Mode 0 Block Diagram



18. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (see Section 13.1 for details on configuring the Crossbar). The counter/timer is driven by a configurable timebase that can select between four inputs as its source: system clock divided by twelve, system clock divided by four, Timer 0 overflow, or an external clock signal on the ECI line. The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 18.1.







137

Figure 18.11. PCA0L: PCA Counter/Timer Low Byte



Figure 18.12. PCA0H: PCA Counter/Timer High Byte



Figure 18.13. PCA0CPLn: PCA Capture Module Low Byte





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xFA-0xFE
PCA0CPF Bits7-0: F T	In Address: PCA0CPHn: F The PCA0CPI	PCA0CF PCA0CF PCA0CF PCA0CF PCA0CF PCA0CF PCA Capture Hn register h	PH0 = 0xFA (PH1 = 0xFB (PH2 = 0xFC (PH3 = 0xFD (PH4 = 0xFE (Module Higolds the high	n = 0) n = 1) n = 2) n = 3) n = 4) h Byte. byte (MSB)	of the 16-bit	capture mod	ule n.	



								Reset Value			
WRMD3	WRMD2	WRMD1	WRMD0	RDMD3	RDMD2	RDMD1	RDMD0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
This regi FLASHD	ster determine DAT Register.	s how the Fla	ash interface	logic will res	pond to reads	s and writes	to the				
 Bits7-4: WRMD3-0: Write Mode Select Bits. The Write Mode Select Bits control how the interface logic responds to writes to the FLASHDAT Register per the following values: 0000: A FLASHDAT write replaces the data in the FLASHDAT register, but is otherwise ignored. 0001: A FLASHDAT write initiates a write of FLASHDAT into the memory location addressed by the FLASHADR register. FLASHADR is incremented by one when complete. 0010: A FLASHDAT write initiates an erasure (sets all bytes to 0xFF) of the Flash page containing the address in FLASHADR. FLASHADR must be 0xA5 for the erase to occur. FLASHADR is not affected. If FLASHADR = 0x7DFE – 0x7DFF, the entire user space will be erased (i.e. entire Flash memory except for Reserved area 0x7E00 – 											
Bits3-0:	(All other valu RDMD3-0: Re	es for WRM ad Mode Se	D3-0 are resolect Bits.	erved.)							
	The Read Mod FLASHDAT I	le Select Bits Register per t	s control how the following	the interface values:	e logic respon	ids to reads t	o the				
	0000: A FLAS ignored	SHDAT read	provides the	data in the H	FASHDAT re	gister, but is	otherwise				
	0001: A FLASHDAT read initiates a read of the byte addressed by the FLASHADR register if no operation is currently active. This mode is used for block reads.										
	 0010: A FLASHDAT read initiates a read of the byte addressed by FLASHADR only if no operation is active and any data from a previous read has already been read from FLASHDAT. This mode allows single bytes to be read (or the last byte of a block) without initiating an extra read. (All otherworksee for PDMD2 0 or enserved.) 										
	(All other valu	ES IOF KDM	US-U are rese	veu.)							

Figure 19.3. FLASHCON: JTAG Flash Control Register







Figure 19.5. FLASHDAT: JTAG Flash Data Register

										Reset Value
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	FAIL	FBUSY	0000000000
Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
This register is used to read or write data to the Flash memory across the JTAG interface. Bits9-2: DATA7-0: Flash Data Byte.										
Bit1:	 FAIL: Flash Fail Bit. 0: Previous Flash memory operation was successful. 1: Previous Flash memory operation failed. Usually indicates the associated memory location was locked. 									
Bit0:	FBUSY: 0: Fl 1: Fl nc	Flash Bus ash interfa ash interfa ot initiate a	y Bit. ce logic is ce logic is nother ope	not busy. processin	g a request	t. Reads of	r writes wł	ile FBUS	Y = 1 will	

Figure 19.6. FLASHSCL: JTAG Flash Scale Register

								Reset Value			
FOSE	FRAE	-	-	FLSCL3	FLSCL2	FLSCL1	FLSCL0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
This reg timing f	gister controls the operation of the ope	ne Flash read ions.	timing circu	iit and the pre	scaler requir	ed to generat	e the correct				
Bit7:	 t7: FOSE: Flash One-Shot Enable Bit. 0: Flash read strobe is a full clock-cycle wide. 1: Flash read strobe is 50nsec. 										
Bit6:	 Bit6: FRAE: Flash Read Always Bit. 0: The Flash output enable and sense amplifier enable are on only when needed to read the Flash memory. 1: The Flash output enable and sense amplifier enable are always on. This can be used to limit the variations in digital supply current due to switching the sense amplifiers, thereby reducing digitally induced noise. 										
Bits5-4:	UNUSED. Re	ead = 00b, W	rite = don't o	care.							
Bits3-0:	Bits3-0: FLSCL3-0: Flash Prescaler Control Bits. The FLSCL3-0 bits control the prescaler used to generate timing signals for Flash operations. Its value should be written before any Flash operations are initiated. The value written should be the smallest integer for which:										
	$FLSCL[3:0] > log_2(f_{SYSCLK} / 50kHz)$										
Where f_{SYSCLK} is the system clock frequency. All Flash read/write/erase operations are disallowed when FLSCL[3:0] = 1111b.											





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories and "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com