E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number of I/O	16
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25К х 8
Voltage - Supply (Vcc/Vdd)	2.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f019-gq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. ABSOLUTE MAXIMUM RATINGS*

Ambient temperature under bias	55 to 125°C
Storage Temperature	65 to 150°C
Voltage on any Pin (except VDD and Port I/O) with respect to DGND	$\dots -0.3$ V to (VDD + 0.3V)
Voltage on any Port I/O Pin or /RST with respect to DGND	-0.3V to 5.8V
Voltage on VDD with respect to DGND	0.3V to 4.2V
Maximum Total current through VDD, AV+, DGND and AGND	
Maximum output current sunk by any Port pin	100mA
Maximum output current sunk by any other I/O pin	25mA
Maximum output current sourced by any Port pin	100mA
Maximum output current sourced by any other I/O pin	25mA

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

3. GLOBAL DC ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage	(Note 1)	2.8	3.0	3.6	V
Analog Supply Current	Internal REF, ADC, Comparators all		1	2	mA
	active				
Analog Supply Current with	Internal REF, ADC, Comparators all		5	20	μΑ
analog sub-systems inactive	disabled, oscillator disabled				
Analog-to-Digital Supply				0.5	V
Delta ($ VDD - AV + $)					
Digital Supply Voltage		2.8	3.0	3.6	V
Digital Supply Current with	VDD = 2.8V, Clock=25MHz		12.5		mA
CPU active	VDD = 2.8V, Clock=1MHz		0.5		mA
	VDD = 2.8V, Clock=32kHz		10		μA
Digital Supply Current	Oscillator not running		5		μΑ
(shutdown)					
Digital Supply RAM Data			1.5		V
Retention Voltage					
Specified Operating		-40		+85	°C
Temperature Range					
SYSCLK (System Clock	(Note 2)	0		25	MHz
Frequency)					
Tsysl (SYSCLK Low Time)		18			ns
Tsysh (SYSCLK High Time)		18			ns

-40°C to +85°C unless otherwise specified.

Note 1: Analog Supply AV+ must be greater than 1V for VDD monitor to operate. Note 2: SYSCLK must be at least 32 kHz to enable debugging.



4. PINOUT AND PACKAGE DEFINITIONS

Table 4.1. Pin Definitions

Nomo Type			Description					
Ivanie	F018	F019						
VDD	31.	23.		Digital Voltage Supply.				
	40	32						
	62	52						
DOND	20	22		Digital Ground				
DGND	50,	22,		Digital Oloulid.				
	41,	33,						
	61	27,						
		19						
AV+	16,	13,		Positive Analog Voltage Supply.				
	17	43						
AGND	5,	44,		Analog Ground.				
	15	12						
ТСК	22	18	D In	JTAG Test Clock with internal pull-up.				
TMS	21	17	D In	JTAG Test-Mode Select with internal pull-up.				
тот	21	20	D Tn	ITAG Test Data Input with internal pull-up. TDI is latched on a rising edge of				
	20	20	2	TCK.				
TDO	29	21	D Out	JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on				
				the falling edge of TCK. TDO output is a tri-state driver.				
XTAL1	18	14	A In	Crystal Input. This pin is the return for the internal oscillator circuit for a				
				crystal or ceramic resonator. For a precision internal clock, connect a crystal				
				or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external				
				CMOS clock, this becomes the system clock.				
XTAL2	19	15	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic				
(5.65			D. T. (0	resonator.				
/RST	20	16	D 1/0	Chip Reset. Open-drain output of internal Voltage Supply monitor. Is driven				
				low when VDD is < 2.8 V. An external source can force a system reset by				
10000	-	2	3 T / O	driving this pin low.				
VREF	6	3	A 1/0	voltage Reference. When configured as an input, this pin is the voltage				
	4	2	<u>λ</u> Τη	Comparator O Non Inverting Input				
CFOT	4	<u> </u>	A III					
CPU-	3	1	AIN	Comparator 0 Inverting Input.				
CP1+	2	45	A In	Comparator I Non-Inverting Input.				
CP1-	1	46	A In	Comparator 1 Inverting Input.				
NC	64	48		No Connect Pin. This pin should be left open.				
NC	63	47		No Connect Pin. This pin should be left open.				
AIN0	7	4	A In	Analog Mux Channel Input 0. (See ADC Specification for complete				
				description).				
AIN1	8	5	A In	Analog Mux Channel Input 1. (See ADC Specification for complete				
				description).				
AIN2	9	6	A In	Analog Mux Channel Input 2. (See ADC Specification for complete				
				description).				
AIN3	10	7	A In	Analog Mux Channel Input 3. (See ADC Specification for complete				
				description).				
AIN4	11	8	A In	Analog Mux Channel Input 4. (See ADC Specification for complete				
				description).				
AIN5	12	9	A In	Analog Mux Channel Input 5. (See ADC Specification for complete				
	ļ			description).				
AIN6	13	10	A In	Analog Mux Channel Input 6. (See ADC Specification for complete				
				description).				
AIN7	14	11	A In	Analog Mux Channel Input 7. (See ADC Specification for complete				
				description).				



VDD = 3.0V, AV + = 3.0V, V	REF = 2.40V (REFBE=0), -40°C to +85°C to	unless othe	rwise spec	ified.	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY					
Resolution			10		bits
Integral Nonlinearity			± 1/2	± 1	LSB
Differential Nonlinearity	Guaranteed Monotonic		± 1/2	± 1	LSB
Offset Error			± 0.5		LSB
Full Scale Error	Differential mode		-1.5 ±		LSB
			0.5		
Offset Temperature			± 0.25		ppm/°C
Coefficient					
DYNAMIC PERFORMAN	CE (10kHz sine-wave input, 0 to –1dB of f	ull scale, 1	00ksps)		
Signal-to-Noise Plus		59	61		dB
Distortion					
Total Harmonic Distortion	Up to the 5 th harmonic		-70		dB
Spurious-Free Dynamic			80		dB
Range					
CONVERSION RATE	1	1	r	1	
Conversion Time in SAR		16			clocks
Clocks					
SAR Clock Frequency				2.5	MHz
					MHz
Track/Hold Acquisition		1.5			μs
Time				100	
Throughput Rate				100	ksps
ANALOG INPUTS				UDEE	
Voltage Conversion Range	Single-ended Mode (AINn – AGND)	0		VREF	V
To and Market and	Differential Mode $ (AINn+) - (AINm-) $	ACNID		- ILSB	N7
Input Voltage	Any Alinn pin	AGND	10	AV+	V
Input Capacitance			10		рг
IEMPERATURE SENSOR					00
			± 0.20		<u>°C</u>
Absolute Accuracy			± 3		°C
Gain			2.86		mV/°C
Gain Error $(\pm 1\sigma)$			± 33.5		µV/°C
Offset	$Temp = 0^{\circ}C$		776		mV
Offset Error $(\pm 1\sigma)$	$Temp = 0^{\circ}C$		± 8.51		mV
POWER SPECIFICATION	S				
Power Supply Current (AV+	Operating Mode, 100ksps		450	900	μΑ
Power Supply Rejection			+0.3		mV/V
Power Supply Rejection			± 0.3		m v / v

Table 5.1. 10-Bit ADC Electrical Characteristics



6. COMPARATORS

The C8051F018/9 have two on-chip analog voltage comparators as shown in Figure 6.1. The inputs of each Comparator are available at the package pins. The output of each comparator is optionally available at the package pins via the I/O crossbar (see Section 13.1). When assigned to package pins, each comparator output can be programmed to operate in open drain or push-pull modes (see Section 13.3).

The hysteresis of each comparator is software-programmable via its respective Comparator control register (CPT0CN, CPT1CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage. The output of the comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, its interrupt capability is suspended and its supply current falls to less than 1μ A. Comparator 0 inputs can be externally driven from -0.25V to (AV+) + 0.25V without damage or upset.

The Comparator 0 hysteresis is programmed using bits 3-0 in the Comparator 0 Control Register CPT0CN (shown in Figure 6.3). The amount of *negative* hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 6.2, settings of 10, 4 or 2mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of *positive* hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section 8.4). The CPOFIF flag is set upon a Comparator 0 falling-edge interrupt, and the CPORIF flag is set upon the Comparator 0 rising-edge interrupt. Once set, these bits remain set until cleared by the CPU. The Output State of Comparator 0 can be obtained at any time by reading the CPOOUT bit. Note the comparator output and interrupt should be ignored until the comparator settles after power-up. Comparator 0 is enabled by setting the CPOEN bit, and is disabled by clearing this bit. Note there is a 20usec settling time for the comparator output to stabilize after setting the CPOEN bit or a power-up. Comparator 0 can also be programmed as a reset source. For details, see Section 11.

The operation of Comparator 1 is identical to that of Comparator 0, except the Comparator 1 is controlled by the CPT1CN Register (Figure 6.4). Comparator 1 can not be programmed as a reset source. The complete electrical specifications for the Comparators are given in Table 6.1.



Figure 6.1. Comparator Functional Block Diagram



C8051F018 C8051F019

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1EN	CPIOUT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9F
Bit7:	CP1EN: Com	parator 1 Ena	ble Bit					
	0: Comparato	r 1 Disabled						
	1: Comparato	r 1 Enabled.						
Bit6:	CP1OUT: Cor	nparator 1 O	utput State F	Flag				
	0: Voltage on	CP1 + < CP	1-					
	1: Voltage on	CP1 + > CP	1-					
Bit5:	CP1RIF: Com	parator 1 Ris	sing-Edge In	terrupt Flag				
	0: No Compa	rator 1 Risin	g-Edge Inter	rupt has occu	rred since thi	s flag was cl	eared	
	1: Comparato	r 1 Rising-E	dge Interrupt	has occurred	l since this fla	ag was cleare	ed	
Bit4:	CP1FIF: Com	parator 1 Fal	ling-Edge In	terrupt Flag				
	0: No Compa	rator 1 Fallir	ig-Edge Inter	rupt has occu	irred since th	is flag was cl	leared	
	1: Comparato	r 1 Falling-E	dge Interrup	t has occurred	d since this fl	ag was clear	ed	
Bit3-2:	CP1HYP1-0:	Comparator	1 Positive Hy	ysteresis Con	trol Bits			
	00: Positive H	Iysteresis Di	sabled					
	01: Positive H	Iysteresis = 2	2mV					
	10: Positive H	Iysteresis = 4	4mV					
	11: Positive H	Iysteresis = 1	l0mV					
Bit1-0:	CP1HYN1-0:	Comparator	1 Negative H	Iysteresis Co	ntrol Bits			
	00: Negative	Hysteresis D	isabled					
	01: Negative	Hysteresis =	2mV					
	10: Negative	Hysteresis =	4mV					
	11: Negative	Hysteresis =	10mV					

Figure 6.4. CPT1CN: Comparator 1 Control Register



8.3. SPECIAL FUNCTION REGISTERS

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51TM instruction set. Table 8.3 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed any time the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 8.3, for a detailed description of each register.

F8	SPIOCN	PCA0H	PCA0CPH0	PCA0CPH1	PCA0CPH2	PCA0CPH3	PCA0CPH4	WDTCN
F0	В						EIP1	EIP2
E8	ADC0CN	PCA0L	PCA0CPL0	PCA0CPL1	PCA0CPL2	PCA0CPL3	PCA0CPL4	RSTSRC
E0	ACC	XBR0	XBR1	XBR2			EIE1	EIE2
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	
D0	PSW	REF0CN						
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2		SMB0CR
C0	SMB0CN	SMB0STA	SMB0DAT	SMB0ADR	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH
B8	IP		AMX0CF	AMX0SL	ADC0CF		ADC0L	ADC0H
B0	P3	OSCXCN	OSCICN				FLSCL	FLACL
A8	IE					PRT1IF		EMI0CN
A0	P2				PRT0CF	PRT1CF	PRT2CF	PRT3CF
98	SCON	SBUF	SPI0CFG	SPI0DAT		SPI0CKR	CPT0CN	CPT1CN
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H		
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
	♦ 0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

Table 8.2. Special Function Register Memory Map

Bit Addressable

Table 8.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Address	Register	Description	Page No.
0xE0	ACC	Accumulator	58
0xBC	ADC0CF	ADC Configuration	28
0xE8	ADC0CN	ADC Control	31
0xC5	ADC0GTH	ADC Greater-Than Data Word (High Byte)	33
0xC4	ADC0GTL	ADC Greater-Than Data Word (Low Byte)	33
0xBF	ADC0H	ADC Data Word (High Byte)	32
0xBE	ADC0L	ADC Data Word (Low Byte)	32
0xC7	ADC0LTH	ADC Less-Than Data Word (High Byte)	33
0xC6	ADC0LTL	ADC Less-Than Data Word (Low Byte)	33



C8051F018 C8051F019

Address	Register	Description	Page No.
0xE2	XBR1	Port I/O Crossbar Configuration 2	90
0xE3	XBR2	Port I/O Crossbar Configuration 3	91
0x84-86, 0	x96-97, 0x9C,		
0xA1-A3,	0xA9-AC,		
0xAE, 0xE	B3-B5, 0xB9,	Reserved	
0xBD, 0xC9, 0xCE,			
0xDF, 0xE	4-E5, 0xF1-F5		



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ECP1R	ECP1F	ECP0R	ECP0F	EPCA0	EWADC0	ESMB0	ESPI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE6
Bit7:	ECP1R: Enab	e Comparato	or 1 (CP1) Ri	ising Edge In	terrupt.			
	This bit sets t	he masking of	f the CPI int	errupt.				
	0: Disable Cl	PI Rising Edg	ge interrupt.	by the CD1D	IE flag (CDT1	CN(5)		
	1. Enable int	enupt request	is generated i	by the Cr IK	II' llag (CF I I	CN. <i>3</i>).		
Bit6:	ECP1F: Enab	le Comparato	or 1 (CP1) Fa	lling Edge Ir	nterrupt.			
	This bit sets t	he masking of	f the CP1 int	errupt.				
	0: Disable Cl	P1 Falling Ed	ge interrupt.					
	1: Enable inte	errupt request	ts generated l	by the CP1F	IF flag (CPT1	CN.4).		
D'/C		1.0						
Bito:	ECPUR: Enab	he Comparato)r 0 (CP0) R1 f the CD0 int	ising Edge In	iterrupt.			
	0. Disable Cl	PO Rising Fdc	i ule CFU llu ve interrunt	enupi.				
	1: Enable int	errupt request	ts generated	by the CP0R	IF flag (CPT0	CN.5).		
			8	· · · · ·		,.		
Bit4:	ECP0F: Enab	le Comparato	or 0 (CP0) Fa	lling Edge Ir	nterrupt.			
	This bit sets t	he masking of	f the CP0 int	errupt.				
	0: Disable Cl	P0 Falling Ed	ge interrupt.					
	I: Enable into	errupt request	ts generated I	by the CP0F	IF flag (CPT0	CN.4).		
Bit3:	EPCA0: Enab	ole Programm	able Counter	r Arrav (PCA	0) Interrupt.			
	This bit sets the	he masking of	f the PCA0 is	nterrupts.				
	0: Disable all	PCA0 interr	upts.	1				
	1: Enable inte	errupt request	ts generated l	by PCA0.				
D:40.		nahla Window						
B1t2:	EWADCU: El This bit sets t	he masking of	V Compariso	n ADC0 Inte dow Compa	rison interrunt			
	0: Disable Al	DC0 Window	Comparisor	n Interrupt.	ison menupi	ו		
	1: Enable Int	errupt request	ts generated	by ADC0 W	indow Compa	risons.		
		1 1	C	2	Ĩ			
Bit1:	ESMB0: Enal	ble SMBus 0	Interrupt.					
	This bit sets the	he masking of	f the SMBus	interrupt.				
	0: Disable all	SMBus inter	rupts.		(CMDOCN 2	`		
	1: Enable into	errupt request	is generated i	by the SI flag	g (SMBUCN.3).		
Bit0:	ESPI0: Enabl	e Serial Perin	heral Interfa	ce () Interrup	t.			
	This bit sets t	he masking of	f SPI0 interru	upt.				
	0: Disable all	SPI0 interru	pts.	-				
	1: Enable Int	errupt request	ts generated	by SPI0.				

Figure 8.11. EIE1: Extended Interrupt Enable 1



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EXVLD	-	EX7	EX6	EX5	EX4	EADC0	ET3	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE7
Bit7:	EXVLD: Enal	ble External (Clock Source	e Valid (XTL	VLD) Interr	upt.		
	This bit sets th	ne masking of	f the XTLVI	LD interrupt.				
	0: Disable all	XTLVLD in	terrupts.					
	1: Enable inte	errupt request	s generated	by the XTLV	LD flag (OS	CXCN.7)		
Bit6:	Reserved. Mu	ust Write 0. I	Reads 0.					
Bit5:	EX7: Enable I	External Inter	rupt 7.					
	This bit sets th	ne masking of	f External In	terrupt 7.				
	0: Disable Ex	ternal Interru	pt 7.		1.7			
	I: Enable inte	errupt request	s generated	by the Extern	al Interrupt	/ input pin.		
D:+4.	EVG. Enchla I	Enternel Inter	munt C					
DII4.	This hit sate th	External inter	Tupi o. E Extornal In	tormunt 6				
	O: Disable Ex	ternal Intern	e Externar III	terrupt 0.				
	1: Enable inte	arrupt roquest	ipi 0.	by the Extern	al Interrupt	6 input pin		
	1. Lindole line	inupt request	s generated	by the Extern	iai interrupi (o input pin.		
Bit3:	EX5: Enable I	External Inter	rupt 5.					
21101	This bit sets th	ne masking of	f External In	terrupt 5.				
	0: Disable Ex	ternal Interru	pt 5.					
	1: Enable inte	errupt request	s generated	by the Extern	al Interrupt :	5 input pin.		
		1 1	0	5	1	1 1		
Bit2:	EX4: Enable I	External Inter	rupt 4.					
	This bit sets th	ne masking of	f External In	terrupt 4.				
	0: Disable Ex	ternal Interru	pt 4.					
	1: Enable inte	errupt request	s generated	by the Extern	al Interrupt	4 input pin.		
Bit1:	EADC0: Enab	ole ADC0 En	d of Convers	sion Interrup				
	This bit sets th	he masking of	the ADC0	End of Conv	ersion Interru	ipt.		
	0: Disable Al	CO Convers	ion Interrupt		~ .	-		
	I: Enable inte	errupt request	s generated	by the ADC	Conversion	Interrupt.		
BitO	FT3. Enable 7	Fimer 3 Inter	unt					
Dito.	This bit sets th	he masking of	upt. f the Timer ?	interrunt				
	0. Disable all	Timer 3 inte	rrupts	, interrupt.				
	1: Enable inte	errupt request	s generated	by the TF3 fl	ag (TMR3C)	N 7)		
	2. Zhaore ma		omenanda	-, 11.5 11				

Figure 8.12. EIE2: Extended Interrupt Enable 2





Figure 9.2. Flash Program Memory Security Bytes

FLASH Read Lock Byte

Bits7-0: Each bit locks a corresponding block of memory. (Bit 7 is MSB.)

- 0: Read operations are locked (disabled) for corresponding block across the JTAG interface.
- 1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.

FLASH Write/Erase Lock Byte

Bits7-0: Each bit locks a corresponding block of memory.

- 0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.
- 1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.

FLASH Access Limit Register (FLACL)

The content of this register is used as the high byte of the 16-bit software read limit address. The 16bit read limit address value is calculated as 0xNN00 where NN is replaced by the contents of this register. Software running at or above this address is prohibited from using the MOVX or MOVC instructions to read, write, or erase, locations below this address. Any attempts to read locations below this limit will return the value 0x00.

The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. However, the only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation (i.e. cannot be done in user firmware). NOTE: Addressing either security byte while performing a JTAG erase operation will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-security byte in the 0x3C00-0x3DFF page is addressed during erasure, only that page (including the security bytes) will be erased.

The Flash Access Limit security feature (see Figure 9.3) protects proprietary program code and data from being read by software running on the C8051F018/9 MCUs. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is



11. RESET SOURCES

The reset circuitry of the MCUs allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the CIP-51 halts program execution, forces the external port pins to a known state and initializes the SFRs to their defined reset values. Interrupts and timers are disabled. On exit, the program counter (PC) is reset, and program execution starts at location 0x0000.

All of the SFRs are reset to predefined values. The reset values of the SFR bits are defined in the SFR detailed descriptions. The contents of internal data memory are not changed during a reset and any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic ones), activating internal weak pull-ups which take the external I/O pins to a high state. The weak pull-ups are enabled during and after the reset. If the source of reset is from the VDD Monitor or writing a 1 to PORSF, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the MCU uses the internal oscillator running at 2MHz as the system clock by default. Refer to Section 12 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval. (Section 11.8 details the use of the Watchdog Timer.)

There are seven sources for putting the MCU into the reset state: power-on/power-fail, external /RST pin, external CNVSTR signal, software commanded, Comparator 0, Missing Clock Detector, and Watchdog Timer. Each reset source is described below:







14. SMBus / I2C Bus

The SMBus serial I/O interface is compliant with the System Management Bus Specification, version 1.1. It is a two-wire, bi-directional serial bus, which is also compatible with the I^2C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to $1/8^{th}$ of the system clock if desired (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is used to accommodate devices with different speed capabilities on the same bus.

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver, and data transfers from an addressed slave transmitter to a master receiver. The master device initiates both types of data transfers and provides the serial clock pulses. The SMBus interface may operate as a master or a slave. Multiple master devices on the same bus are also supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration.







14.6.1. Control Register

The SMBus Control register SMB0CN is used to configure and control the SMBus interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is cleared to logic 0 by hardware when a STOP condition is present on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus interface. Clearing the ENSMB flag to logic 0 disables the SMBus interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset a SMBus communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put the SMBus in a master mode. If the bus is free, the SMBus hardware will generate a START condition. If the bus is not free, the SMBus hardware waits for a STOP condition to free the bus and then generates a START condition after a 5 μ s delay per the SMB0CR value. (In accordance with the SMBus protocol, the SMBus interface also considers the bus free if the bus is idle for 50 μ s and no STOP condition was recognized.) If STA is set to logic 1 while the SMBus is in master mode and one or more bytes have been transferred, a repeated START condition will be generated. To ensure proper operation, the STO flag should be explicitly cleared before setting STA to a logic 1.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus interface is in master mode, the hardware generates a STOP condition on the SMBus. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the SMBus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. The SMBus hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus interface enters one of 27 possible states. If interrupts are enabled for the SMBus interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software. While SI is set to logic 1, the clock-low period of the serial clock will be stretched and the serial transfer is suspended.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACKNOWLEDGE (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NOT ACKNOWLEDGE (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

Setting the SMBus Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the SMBus Free Timeout feature. If SCL and SDA remain high for the SMBus Free Timeout given in the SMBus Clock Rate Register (Figure 14.5), the bus will be considered free and a Start will be generated if pending. The bus free period should be greater than 50µs.

Setting the SMBus timeout enable bit (TOE, SMB0CN.0) to logic 1 enables Timer 3 to count up when the SCL line is low and Timer 3 is enabled. If Timer 3 overflows, a Timer 3 interrupt will be generated, which will alert the CPU that a SMBus SCL low timeout has occurred.



Figure 15.7.	SPI0CKR: S	PI Clock	Rate	Register
--------------	------------	----------	------	----------

R/W SCR7	R/W SCR6	R/W SCR5	R/W SCR4	R/W SCR3	R/W SCR2	R/W SCR1	R/W SCR0	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x9D
Bits7-0	: SCR7-SCR0: These bits dete configured for version of the	SPI Clock Ra ermine the fr master mod system clock	ate requency of the operation. c, and is given	ne SCK outpu The SCK clo n in the follo	at when the S ck frequency wing equatio	SPI module is y is a divided ns:	down	
	$f_{SCK} = 0.5 * f_{S}$	_{YSCLK} / (SPI0	OCKR + 1),	for ()≤ SPI0CKI	R ≤ 255,		

Figure 15.8. SPI0DAT: SPI Data Register





16.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the SM2 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB8 = 1) signifying an address byte has been received. In the UART's interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its SM2 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their SM2 bits set and do not generate interrupts on the received, the addressed slave resets its SM2 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).







17. TIMERS

Each MCU implements four counter/timers: three are 16-bit counter/timers compatible with those found in the standard 8051, and one is a 16-bit timer for use with the ADC, SMBus, or for general purpose use. These can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers additional capabilities not available in Timers 0 and 1. Timer 3 is similar to Timer 2, but without the capture or Baud Rate Generator modes.

Timer 0 and Timer 1:	Timer 2:	Timer 3:
13-bit counter/timer	16-bit counter/timer with auto-reload	16-bit timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture	
8-bit counter/timer with auto-reload	Baud rate generator	
Two 8-bit counter/timers (Timer 0 only)		

When functioning as a timer, the counter/timer registers are incremented on each clock tick. Clock ticks are derived from the system clock divided by either one or twelve as specified by the Timer Clock Select bits (T2M-T0M) in CKCON. The twelve-clocks-per-tick option provides compatibility with the older generation of the 8051 family. Applications that require a faster timer can use the one-clock-per-tick option.

When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin for T0, T1, or T2. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is sampled.

17.1. Timer 0 and Timer 1

Timer 0 and Timer 1 are accessed and controlled through SFRs. Each counter/timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control (TCON) register is used to enable Timer 0 and Timer 1 as well as indicate their status. Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits M1-M0 in the Counter/Timer Mode (TMOD) register. Each timer can be configured independently. Following is a detailed description of each operating mode.

17.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as a 13-bit counter/timer in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. Clearing C/T selects the system clock as the input for the timer. When C/T0 is set to logic 1, high-to-low transitions at the selected input pin increment the timer register. (Refer to Port I/O Section 13.1 for information on selecting and configuring external I/O pins.)



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 (bit addressable)	SFR Address: 0x88
Bit7:	TF1: Timer 1 Set by hardwa automatically 0: No Timer 1: Timer 1 ha	Overflow Fla are when Time cleared when l overflow de as overflowed	g. er 1 overflo the CPU ve tected.	ws. This flag ectors to the 7	g can be cleare Fimer 1 interro	d by softwa ipt service r	re but is outine.	
Bit6:	TR1: Timer 1 Run Control.0: Timer 1 disabled.1: Timer 1 enabled.							
Bit5:	 TF0: Timer 0 Overflow Flag. Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine. 0: No Timer 0 overflow detected. 1: Timer 0 has overflowed. 							
Bit4:	TR0: Timer 0 Run Control.0: Timer 0 disabled.1: Timer 0 enabled.							
Bit3:	IE1: External Interrupt 1. This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if $IT1 = 1$. This flag is the inverse of the /INT1 input signal's logic level when $IT1 = 0$.							
Bit2:	 IT1: Interrupt 1 Type Select. This bit selects whether the configured /INT1 signal will detect falling edge or active-low level-sensitive interrupts. 0: /INT1 is level triggered. 1: /INT1 is edge triggered. 							
Bit1:	IE0: External Interrupt 0. This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if IT0 = 1. This flag is the inverse of the /INT0 input signal's logic level when $IT0 = 0$.							
Bit0:	IT0: Interrupt This bit select level-sensitive 0: /INT0 is le 1: /INT0 is ec	0 Type Selec s whether the e interrupts. vel triggered. lge triggered.	t. configured	/INT0 signal	will detect fa	lling edge o	r active-low	

Figure 17.4. TCON: Timer Control Register



17.2. Timer 2

Timer 2 is a 16-bit counter/timer formed by the two 8-bit SFRs: TL2 (low byte) and TH2 (high byte). As with Timers 0 and 1, Timer 2 can use either the system clock or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/T2 bit (T2CON.1) selects the clock source for Timer 2. Clearing C/T2 selects the system clock as the input for the timer (divided by either one or twelve as specified by the Timer Clock Select bit T2M in CKCON). When C/T2 is set to 1, high-to-low transitions at the T2 input pin increment the counter/timer register. (Refer to Section 12 for information on selecting and configuring external I/O pins.) Timer 2 can also be used to start an ADC Data Conversion.

Timer 2 offers capabilities not found in Timer 0 and Timer 1. It operates in one of three modes: 16-bit Counter/Timer with Capture, 16-bit Counter/Timer with Auto-Reload or Baud Rate Generator Mode. Timer 2's operating mode is selected by setting configuration bits in the Timer 2 Control (T2CON) register. Below is a summary of the Timer 2 operating modes and the T2CON bits used to configure the counter/timer. Detailed descriptions of each mode follow.

RCLK	TCLK	CP/RL2	TR2	Mode
0	0	1	1	16-bit Counter/Timer with Capture
0	0	0	1	16-bit Counter/Timer with Auto-Reload
0	1	Х	1	Baud Rate Generator for TX
1	0	X	1	Baud Rate Generator for RX
1	1	Х	1	Baud Rate Generator for TX and RX
Х	Х	Х	0	Off



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x92
Bits 7-0:7	FMR3RLL: T Fimer 3 is cor reload value.	ïmer 3 Reloa ifigured as ar	d Register L 1 auto-reload	ow Byte.	register hold:	s the low byte	e of the	

Figure 17.21. TMR3RLL: Timer 3 Reload Register Low Byte















19.1. Boundary Scan

The Data Register in the Boundary Scan path is an 87-bit shift register. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

Table 19.1.	Boundary	Data	Register	Bit Definitions
	20000000			

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target						
0	Capture	Reset Enable from MCU						
0	Update	Reset Enable to /RST pin						
	Capture	Reset input from /RST pin						
1	Update	Reset output to /RST pin						
2	Capture	External Clock from XTAL1 pin						
2	Update	Not used						
2	Capture	Weak pullup enable from MCU						
5	Update	Weak pullup enable to Port Pins						
4 11	Capture	SFR Address Bus bit from CIP-51 (e.g. Bit4=SFRA0, Bit5=SFRA1)						
4-11	Update	SFR Address Bus bit to SFR Address Bus (e.g. Bit4=XSFRA0, Bit5=XSFRA1)						
12.10	Capture	SFR Data Bus bit read from SFR (e.g. Bit12=SFRD0, Bit13=SFRD1)						
12-19	Update	SFR Data Bus bit written to SFR (e.g. Bit12=SFRD0, Bit13=SFRD1)						
20	Capture	SFR Write Strobe from CIP-51						
20	Update	SFR Write Strobe to SFR Bus						
21	Capture	SFR Read Strobe from CIP-51						
21	Update	SFR Read Strobe to SFR Bus						
22	Capture	SFR Read/Modify/Write Strobe from CIP-51						
22	Update	SFR Read/Modify/Write Strobe to SFR Bus						
23,25,27,29,	Capture	P0.n output enable from MCU (e.g. Bit23=P0.0, Bit25=P0.1, etc.)						
31,33,35,37	Update	P0.n output enable to pin (e.g. Bit23=P0.00e, Bit25=P0.10e, etc.)						
24,26,28,30,	Capture	P0.n input from pin (e.g. Bit24=P0.0, Bit26=P0.1, etc.)						
32,34,36,38	Update	P0.n output to pin (e.g. Bit24=P0.0, Bit26=P0.1, etc.)						
39,41,43,45,	Capture	P1.n output enable from MCU (e.g. Bit39=P1.0, Bit41=P1.1, etc.)						
47,49,51,53	Update	P1.n output enable to pin (e.g. Bit39=P1.00e, Bit41=P1.10e, etc.)						
40,42,44,46,	Capture	P1.n input from pin (e.g. Bit40=P1.0, Bit42=P1.1, etc.)						
48,50,52,54	Update	P1.n output to pin (e.g. Bit40=P1.0, Bit42=P1.1, etc.)						
55,57,59,61,	Capture	P2.n output enable from MCU (e.g. Bit55=P2.0, Bit57=P2.1, etc.)						
63,65,67,69	Update	P2.n output enable to pin (e.g. Bit55=P2.00e, Bit57=P2.10e, etc.)						
56,58,60,62, 64,66,68,70	Capture	P2.n input from pin (e.g. Bit56=P2.0, Bit58=P2.1, etc.)						
	Update	P2.n output to pin (e.g. Bit56=P2.0, Bit58=P2.1, etc.)						
71,73,75.77.	Capture	P3.n output enable from MCU (e.g. Bit71=P3.0, Bit73=P3.1, etc.)						
79,81,83,85	Update	P3.n output enable to pin (e.g. Bit71=P3.0oe, Bit73=P3.1oe, etc.)						
72,74,76,78, 80,82,84,86	Capture	P3.n input from pin (e.g. Bit72=P3.0, Bit74=P3.1, etc.)						
	Update	P3.n output to pin (e.g. Bit72=P3.0, Bit74=P3.1, etc.)						

