

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|---|
| Core Processor | 78K/0R |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 46 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 8x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1510agk-gak-ax |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Function Name | I/O | Function | After Reset | Alternate Function |
|---------------|-------|--|-------------|--------------------|
| P50 | I/O | Port 5. | Input port | SEG53/RxD3 |
| P51 | | 8-bit I/O port. | | SEG52/TxD3 |
| P52 | | Input/output can be specified in 1-bit units. | | SEG51/TI02 |
| P53 | | setting. | | SEG50/TI04 |
| P54 to P57 | | | | SEG49 to SEG46 |
| P60 | I/O | Port 6. | Input port | SCL0 |
| P61 | | 2-bit I/O port. | | SDA0 |
| | | Output is N-ch open-drain output (6 V tolerance). | | |
| D70 to D74 | 1/0 | Port 7 | Input port | KP0 to KP4 |
| P7010 P74 | 1/0 | 8-bit I/O port. | input port | |
| P75 | - | Input/output can be specified in 1-bit units. | | KR5/SCKUT |
| P70 | - | Input of P75 and P76 can be set to TTL buffer. | | KR6/SIUT |
| P// | | Output of P75 and P77 can be set to N-ch open-drain output | | KR7/SOUT |
| | | Use of an on-chip pull-up resistor can be specified by a software | | |
| | | setting. | | |
| P80 | I/O | Port 8. | Input port | SCK00/INTP11 |
| P81 | | 8-bit I/O port. | | RxD0/SI00/INTP9 |
| P82 | | Inputs/output can be specified in 1-bit units. Output of P80 and P82 can be set to N-ch open-drain output | | TxD0/SO00 |
| P83 | | $(V_{DD} \text{ tolerance}).$ | | - |
| P84 | | Use of an on-chip pull-up resistor can be specified by a software | | TI10/TO10 |
| P85 | | setting. | | TI11/TO11 |
| P86 | | | | TI12/TO12 |
| P87 | | | | TI13/TO13 |
| P90 to P97 | I/O | Port 9. | Input port | SEG45 to SEG38 |
| | | 8-bit I/O port. | | |
| | | Inputs/output can be specified in 1-bit units. | | |
| | | setting. | | |
| P100 to P102 | I/O | Port 10. | Input port | SEG29 to SEG27 |
| | | 3-bit I/O port. | | |
| | | Inputs/output can be specified in 1-bit units. | | |
| | | Use of an on-chip pull-up resistor can be specified by a software setting | | |
| P110 | 1/0 | Port 11 | Input port | |
| P111 | | 2-bit I/O port. | mparpert | ANO1 Note |
| | | Inputs/output can be specified in 1-bit units. | | |
| P120 | I/O | Port 12. | Input port | INTP0/EXLVI |
| P121 | Input | 1-bit I/O port and 4-bit input port. | 1 P | X1 |
| P122 | | For only P120, input/output can be specified in 1-bit units. | | X2/EXCLK |
| P123 | - | For only P120, use of an on-chip pull-up resistor can be specified by a software setting. | | XT1 |
| P124 | - | · · · · · · · · · · · · · · · · · · · | | XT2 |

| Table 4-4. | Port | functions | (78K0R/LH3) | (2/3) |
|------------|------|-----------|-------------|-------|
|------------|------|-----------|-------------|-------|

<R>

Note ANOx applies to μ PD78F150xA only.

4.2.9 Port 8

<R>

| | 78K0R/LF3 | 78K0R/LG3 | 78K0R/LH3 |
|---------------------|-----------------------------|---------------------------------|---------------------------------|
| | (80 pins: μ PD78F15x0A, | (100 pins: <i>μ</i> PD78F15x3A, | (128 pins: <i>μ</i> PD78F15x6A, |
| | 78F1501A, 78F15x2A) | 78F1504A, 78F15x5A) | 78F1507A, 78F15x8A) |
| P80/SCK00/INTP11 | - | \checkmark | \checkmark |
| P81/RxD0/SI00/INTP9 | - | \checkmark | \checkmark |
| P82/TxD0/SO00 | - | \checkmark | \checkmark |
| P83 | - | - | \checkmark |
| P84/TO10/TI10 | - | - | \checkmark |
| P85/TO11/TI11 | - | - | \checkmark |
| P86/T012/TI12 | - | - | \checkmark |
| P87/TO13/TI13 | = | _ | \checkmark |

Port 8 is an I/O port with an output latch. Port 8 can be set to the input mode or output mode in 1-bit units using port mode register 8 (PM8). When the P80 to P87 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 8 (PU8).

Output from the P80 and P82 pins can be specified as N-ch open-drain output (V_{DD} tolerance) in 1-bit units using port output mode register 8 (POM8).

This port can also be used for serial interface clock I/O, data I/O, timer I/O, and external interrupt request input.

Reset signal generation sets port 8 to input mode.

Figures 4-20 to 4-24 show block diagrams of port 8.

Caution To use P80/SCK00/INTP11, P81/RxD0/SI00/INTP9, and P82/SO00/TxD0, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-5 Relationship Between Register Settings and Pins (Channel 0 of unit 0: CSI00, UART0 Reception).





Figure 4-35. Block Diagram of P150

- P15: Port register 15
- PM15: Port mode register 15

RD: Read signal

WR××: Write signal





P15: Port register 15

PM15: Port mode register 15

RD: Read signal

WR××: Write signal

(5) Port output mode registers (POMx)

These registers set the output mode of P10 to P15, P75, P77, P80, or P82 in 1-bit units.

N-ch open drain output (V_{DD} tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA10, SDA20 pin during simplified I^2C communication with an external device of the same potential.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-48. Format of Port Output Mode Register

• 78K0R/LF3

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
|--------|--------|---------|-------------|--------------|-----------|---------------------------|----------------------------|-------------------------|---------|-------------|-----|
| POM1 | 0 | 0 | POM15 | POM14 | POM13 | POM12 | POM11 | POM10 | F0051H | 00H | R/W |
| • 78K0 |)R/LG3 | | | | | | | | | | |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| POM1 | 0 | 0 | POM15 | POM14 | POM13 | POM12 | POM11 | POM10 | F0051H | 00H | R/W |
| POM8 | 0 | 0 | 0 | 0 | 0 | POM82 | 0 | POM80 | F0058H | 00H | R/W |
| • 78K | JR/LH3 | | | | | | | | | | |
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | After reset | R/W |
| POM1 | 0 | 0 | POM15 | POM14 | POM13 | POM12 | POM11 | POM10 | F0051H | 00H | R/W |
| | | | 1 | | | | | | | | |
| POM7 | POM77 | 0 | POM75 | 0 | 0 | 0 | 0 | 0 | F0057H | 00H | R/W |
| POM8 | 0 | 0 | 0 | 0 | 0 | POM82 | 0 | POM80 | F0058H | 00H | R/W |
| | POMmn | | | | P (m | mn pin out = 1, 7, and | put mode : 1 8; n = 0 t | selection o 5 and 7) | | | |
| | 0 | Normal | output mod | le | | | | | | | |
| | 1 | N-ch op | en-drain ou | Itput (VDD t | olerance) | mode | | | | | |



Figure 13-3. Format of Analog Reference Voltage Control Register (ADVRC)

| Address: | FFF36H A | After reset: 00H | R/W | | | | | |
|----------|----------|------------------|-----|---|-------|---|------|------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADVRC | ADREF | 0 | 0 | 0 | VRSEL | 0 | VRGV | VRON |

| ADREF | Negative reference voltage supply of A/D converter selection |
|-------|--|
| 0 | AVss |
| 1 | AVREFM (external voltage reference input) |

| VRSEL | VRGV | VRON | Positive reference voltage supplies selection of A/D and D/A converters | Operation control of voltage reference | Output voltage selection of voltage reference | Operation control of input gate voltage boost circuit for A/D converter | Relationship with the conversion mode used |
|-------|------------------|------|---|---|---|--|---|
| 0 | 0 | 0 | AV _{REFP} (external voltage | Stops operation | 2.5 V | Stops operation | Can be set in normal mode 1. |
| 0 | 1 | 0 | reference input) | (Hi-Z) | 2.0 V | Enables operation | Can be set in normal mode 2 or low voltage mode. |
| 1 | 0 | 0 | VREFOUT (voltage reference output) | Stops operation (pull-down output) | 2.5 V | Stops operation | _ |
| 1 | 0 | 1 | | Enables operation | 2.5 V | Enables operation | Can be set in normal mode 2 or low voltage mode. |
| 1 | 1 | 0 | | Stops operation (pull-down output) | 2.0 V | | _ |
| 1 | 1 | 1 | | Enables operation | 2.0 V | | Can be set in normal mode 2 or low voltage mode. |
| Ot | her than the abo | ove | Setting prohibited | | | | |

- Cautions 1. During voltage reference operation, be sure to connect a tantalum capacitor (capacitance: 10 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μF±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT/AVREFP pin for stabilizing the reference voltage. Furthermore, do not apply a voltage from the VREFOUT/AVREFP pin during voltage reference operation.
 - 2. To use voltage reference output (VREFOUT) to the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP), be sure to set VRON to 1 after setting VRSEL to 1.

- Cautions 3. Rewriting DACSWn (n = 0, 1) during A/D conversion is prohibited when both the positive reference voltage of the A/D converter (ADREFP) and the positive reference voltage of the D/A converter (DAREFP) are the voltage reference output (VREFOUT) (VRSEL = 1 and DAREF = 1). Rewrite it when conversion operation is stopped (ADCS = 0).
 - 4. Do not change the output voltage of the reference voltage by using VRGV during the voltage reference operation (VRON = 1).

13.4 Voltage Reference Operations

The voltage reference has the following mode.

Reference voltage output mode

A reference voltage is output from the V_{REFOUT} pin. Furthermore, the generated reference voltage is supplied to the internal A/D and D/A converters. 2.0 V (TYP.) or 2.5 V (TYP.) can be selected as the output voltage.

13.4.1 Reference voltage output mode

The procedure for starting operation is described below.

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the voltage reference.
- <2> Set bit 3 (VRSEL) of the analog reference voltage control register (ADVRC) to 1. The positive reference voltage of both the A/D and D/A converters or only the A/D converter is set to voltage reference output.
- <3> Specify the reference voltage value by using bit 1 (VRGV) of ADVRC.

<4> Enable voltage reference operation by setting bit 0 (VRON) of ADVRC to 1.

<5> Use software to wait until the voltage reference operation stabilizes (settling time: 17 ms (max.)).

13.5 Cautions for Voltage Reference

Observe the following cautions when using the voltage reference.

• The VREFOUT output voltage can be used only as the positive reference voltage of the internal A/D and D/A converters of the microcontroller. Do not connect an external circuit other than a tantalum capacitor (capacitance: 10 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) and a ceramic capacitor (capacitance: 0.1 μ F±30 %, ESR: 2 Ω (max.), ESL: 10 nH (max.)) to the VREFOUT pin for stabilizing the reference voltage.



(5) Higher 7 bits of the serial data register mn (SDRmn)

SDRmn is the transmit/receive data register (16 bits) of channel n. Bits 7 to 0 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (MCK).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operating clock by the higher 7 bits of SDRmn is used as the transfer clock.

For the function of the lower 8 bits of SDRmn, see 14.2 Configuration of Serial Array Unit.

SDRmn can be read or written in 16-bit units.

However, the higher 7 bits can be written or read only when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8 bits of SDRmn. When SDRmn is read during operation, 0 is always read.

Reset signal generation clears this register to 0000H.

Figure 14-8. Format of Serial Data Register mn (SDRmn)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), After reset: 0000H R/W FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03), FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11), FFF14H, FFF15H (SDR12), FFF16H, FFF17H (SDR13)

FFF11H (SDR00)

FFF10H (SDR00)

| | (| | | | | | |) | | | | | | | |) |
|--------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SDRmn | | | | | | | | 0 | | | | | | | | |

| SDRmn[15:9] | | | | | | | Transfer clock setting by dividing the operating clock (MCK) |
|-------------|---|---|---|---|---|---|--|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | MCK/2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | MCK/4 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | MCK/6 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | MCK/8 |
| • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • |
| • | • | • | • | • | • | • | • |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | MCK/254 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | MCK/256 |

Cautions 1. Be sure to clear bit 8 to "0".

- 2. Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART is used.
- 3. Setting SDRmn[15:9] = 0000000B is prohibited when the simplified l²C is used. Set SDRmn[15:9] to 0000001B or greater.

Remarks 1. For the function of the lower 8 bits of SDRmn, see 14.2 Configuration of Serial Array Unit.

- **2.** m: Unit number (m = 0, 1)
 - n: Channel number (n = 0 to 3)



(7) Serial flag clear trigger register mn (SIRmn)

SIRmn is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because SIRmn is a trigger register, it is cleared immediately when the corresponding bit of SSRmn is cleared.

SIRmn can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SIRmn can be set with an 8-bit memory manipulation instruction with SIRmnL.

Reset signal generation clears this register to 0000H.

Figure 14-10. Format of Serial Flag Clear Trigger Register mn (SIRmn)

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03), After reset: 0000H R/W

F0148H, F0149H (SIR10), F014AH, F014BH (SIR11),

F014EH, F014FH (SIR13)

| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|----|---|---|---|---|---|---|---|-----|-----|-----|
| SIRmn | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FEC | PEC | OVC |
| | | | | | | | | | | | | | | Tmn | Tmn | Tmn |

| FEC | Clear trigger of framing error of channel n | | | | | | |
|-----|--|--|--|--|--|--|--|
| Tmn | | | | | | | |
| 0 | No trigger operation | | | | | | |
| 1 | Clears the FEFmn bit of the SSRmn register to 0. | | | | | | |

| PEC | Clear trigger of parity error flag of channel n |
|-----|--|
| Tmn | |
| 0 | No trigger operation |
| 1 | Clears the PEFmn bit of the SSRmn register to 0. |
| | |

| OVC | Clear trigger of overrun error flag of channel n |
|-----|--|
| Tmn | |
| 0 | No trigger operation |
| 1 | Clears the OVFmn bit of the SSRmn register to 0. |

Caution Be sure to clear bits 15 to 3 to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the SIRmn register is read, 0000H is always read.



(2) Operation procedure

| Starting initial setting | |
|-----------------------------------|---|
| Setting PER0 register | Release the serial array unit from the reset status and start clock supply. |
| Setting SPSm register | Set the prescaler. |
| Setting SMRmn register | Set an operation mode, etc. |
| Setting SCRmn register | Set a communication format. |
| Setting SDRmn register | Set bits 15 to 9 to 0000000B for baud rate setting. |
| Setting SOm register | Manipulate the SOmn bit and set an initial output level. |
| Changing setting of SOEm register | Set the SOEmn bit to 1 and enable data output of the target channel. |
| Setting port | Enable data output of the target channel by setting a port register and a port mode register. |
| Writing to SSm register | Set the SSmn bit of the target channel to 1 to set SEmn = 1. |
| Starting communication | (bits 7 to 0 of the SDRmn register) and wait for a clock from the master. |

Figure 14-47. Initial Setting Procedure for Slave Transmission

Caution After setting the SAUmEN to 1, be sure to set the SPSm register after 4 or more clocks have elapsed.



15.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the 78KOR/Lx3 microcontrollers as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0R/Lx3 microcontrollers take part in a communication with bus released state. This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0R/Lx3 microcontrollers loose in arbitration and are specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the 78K0R/Lx3 microcontrollers are used as the l²C bus slave is shown below. When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICA interrupt occurrence (communication waiting). When an INTIICA interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.



The meanings of <3> to <10> in (2) Address ~ data ~ data in Figure 15-32 are explained below.

- <3> If the address received matches the address of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA: end of address transmission) at the falling edge of the 9th clock, and the slave device whose address matched the transmitted slave address also issues an interrupt (INTIICA: address match). The master device and slave device also set a wait status (SCL0 = 0)^{Note} when the addresses match.
- <5> The master device writes the data to transmit to the IICA shift register (IICA) and releases the wait status that it set by the master device.
- <6> If the slave device releases the wait status (WREL = 1), the master device starts transferring data to the slave device.
- <7> When data transfer is complete, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a wait status (SCL0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA: end of transfer).
- <9> The master device writes the data to transmit to the IICA register and releases the wait status that it set by the master device.
- <10> The slave device reads the received data and releases the wait status (WREL = 1). The master device then starts transferring data to the slave device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDA0 = 1). The slave device also does not issue the INTIICA interrupt (address match) and does not set a wait status. The master device, however, issues the INTIICA interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the l²C bus.
 Figure 15-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 15-32
 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 15-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.



16.9.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)

When BLON = 1 has been set, A-pattern and B-pattern area data will be alternately displayed, according to the constant-period interrupt (INTRTC) timing of the real-time counter (RTC). Refer to **CHAPTER 7 REAL-TIME COUNTER** about the setting of the RTC constant-period interrupt (INTRTC) timing.

For blinking display of the LCD, set inverted values to the B-pattern area bits corresponding to the A-pattern area bits. (Example: Set 1 to bit 0 of 00H, and set 0 to bit 4 of F0400H for blinking display.) When not setting blinking display of the LCD, set the same values. (Example: Set 1 to bit 2 of F0402H, and set 1 to bit 6 of F0402H for lighting display.)

Figure 16-34. Example of LCD Display Data Setting During Pattern-Switching Display



Refer to **16.4 LCD Display Data Memory** about the display area. Next, the timing operation of display switching is shown.

Figure 16-35. Switching Operation from A-Pattern Display to Blinking Display



Blinking display always starts from an A pattern.

Figure 16-36. Switching Operation from Blinking Display to A-Pattern Display





| Address: FFF | Address: FFFE4H After reset: FFH R/W | | | | | | | |
|--------------------------------------|--------------------------------------|------------------------------|------------------|-----------------------------|-----------------|--------|--------|-----------------------------|
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| MK0L | PMK5 | PMK4 | PMK3 | PMK2 | PMK1 | PMK0 | LVIMK | WDTIMK |
| | | | | | | | | |
| Address: FFFE5H After reset: FFH R/W | | | | | | | | |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| МКОН | SREMK0 | CSIMK01 SRMK0 | CSIMK00 STMK0 | DMAMK1 | DMAMK0 | SREMK3 | SRMK3 | STMK3 |
| Address: FFI | FE6H After | reset: FFH | R/W | | | | | |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| MK1L | ТММК03 | TMMK02 | TMMK01 | TMMK00 | IICAMK | SREMK1 | SRMK1 | CSIMK10 IICMK10 STMK1 |
| | | | | | | | | |
| Address: FFI | FE7H After | reset: FFH | R/W | | | | | |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| MK1H | TMMK04 | SREMK2 | SRMK2 | CSIMK20 IICMK20 STMK2 | KRMK | RTCIMK | RTCMK | ADMK |
| | | | | | | | | |
| Address: FFF | -D4H After | reset: FFH | R/W | | | | | |
| Symbol | <7> | <6> | <5> | <4> | <3> | <2> | <1> | <0> |
| MK2L | PMK10 | PMK9 | PMK8 | PMK7 | PMK6 | TMMK07 | TMMK06 | TMMK05 |
| Address: FFF | -D5H After | reset: FFH | R/W | | | | | |
| Symbol | 7 | 6 | <5> | <4> | <3> | <2> | <1> | <0> |
| MK2H | 1 | 1 | MDMK | TMMK13 | TMMK12 | TMMK11 | TMMK10 | PMK11 |
| | | | | | | | | |
| | XXMKX | | | Interru | upt servicing c | ontrol | | |
| | 0 | Interrupt ser | vicing enabled | d | | | | |
| | 1 | Interrupt servicing disabled | | | | | | |

Figure 19-7. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H) (78K0R/LH3)

Caution Be sure to set bits 6, 7 of MK2H to 1.



22.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0R/Lx3 microcontrollers. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-clear (POC) circuit, and reading RESF clear TRAP, WDRF, and LVIRF.

Figure 22-5. Format of Reset Control Flag Register (RESF)

Address: FFFA8H After reset: Undefined R

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------------------------|-----------|-----------|------------------------|-----------|-----------|-----------|-------------------------|
| RESF | TRAP ^{Note 1} | Undefined | Undefined | WDRF ^{Note 1} | Undefined | Undefined | Undefined | LVIRF ^{Note 1} |

| TRAP | Internal reset request by execution of illegal instruction ^{Note 2} |
|------|--|
| 0 | Internal reset request is not generated, or RESF is cleared. |
| 1 | Internal reset request is generated. |

| WDRF | Internal reset request by watchdog timer (WDT) |
|------|--|
| 0 | Internal reset request is not generated, or RESF is cleared. |
| 1 | Internal reset request is generated. |

| LVIRF | Internal reset request by low-voltage detector (LVI) |
|-------|--|
| 0 | Internal reset request is not generated, or RESF is cleared. |
| 1 | Internal reset request is generated. |

Notes 1. The value after reset varies depending on the reset source.

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Cautions 1. Do not read data by a 1-bit memory manipulation instruction.

- 2. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined.
- 3. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF flag may become 1 from the beginning depending on the power-on waveform.

The status of RESF when a reset request is generated is shown in Table 22-3.

| Reset Source | RESET Input | Reset by POC | Reset by Execution of Illegal Instruction | Reset by WDT | Reset by LVI |
|--------------|-------------|--------------|---|--------------|--------------|
| TRAP | Cleared (0) | Cleared (0) | Set (1) | Held | Held |
| WDRF | | | Held | Set (1) | Held |
| LVIRF | | | Held | Held | Set (1) |

Table 22-3. RESF Status When Reset Request Is Generated

<R>

<R>

DC Characteristics (7/11)

| $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{DD0} \le \text{V}_{DD},$ | $1.8 V \leq AV_{DD1} \leq V_{DD},$ |
|---|------------------------------------|
| 1.8 V \leq AVDD \leq VDD, 1.8 V \leq EVDD1 = VDD, Vss = EVss = AVss = 0 V) | |

| Items | Symbol | Conditions | 6 | | MIN. | TYP. | MAX. | Unit |
|--|--------|--|---|-------------------------|------|------|------|------|
| Input leakage current, high | ILIH1 | P00 to P02, P10 to P17, P30 to P34, P40, P41, P50 to P57, P60, P61, P70 to P77, P80 to P87, P90 to P97, P100 to P102, P120, P140 to P147, FLMD0, RESET | VI = VDD | | | | 1 | μΑ |
| | Ilih2 | P20 to P27, P150 to P152, P157 (μ PD78F150xA) | VI = AVDI | VI = AVDD0 | | | 1 | μA |
| | | P20 to P27, P150 to P152, P157 (μ PD78F151xA) | VI = AVDI | D | | | 1 | μA |
| | | Ρ110, Ρ111 (μ PD78F150xA) | VI = AVDI | $V_I = AV_{DD1}$ | | | 1 | μA |
| | | Ρ110, Ρ111 (μ PD78F151xA) | $V_{I} = EV_{DD1}$ | | | | 1 | μA |
| | Ілнз | P121 to P124 | $V{\scriptscriptstyle I}=V{\scriptscriptstyle D}{\scriptscriptstyle D}$ | In input port | | | 1 | μA |
| | | (X1, X2, XT1, XT2) | | In resonator connection | | | 10 | μA |
| Input leakage current, low | luu | P00 to P02, P10 to P17, P30 to P34, P40, P41, P50 to P57, P60, P61, P70 to P77, P80 to P87, P90 to P97, P100 to P102, P120, P140 to P147, FLMD0, RESET | VI = VSS | | | | -1 | μΑ |
| | ILIL2 | P20 to P27, P150 to P152, P157 | VI = Vss | | | | -1 | μA |
| | | P110, P111 | $V_{\text{I}} = V_{\text{SS}}$ | | | | -1 | μA |
| | Ilili | P121 to P124 | $V_{\text{I}} = V_{\text{SS}}$ | In input port | | | -1 | μA |
| | | (X1, X2, XT1, XT2) | | In resonator connection | | | -10 | μA |
| On-chip pll-up resistance | Ru | P00 to P02, P10 to P17, P30 to P34, P40, P41, P50 to P57, P70 to P77, P80 to P87, P90 to P97, P100 to P102, P120, P140 to P147 | $V_1 = V_{SS}$, | In input port | 10 | 20 | 100 | kΩ |
| FLMD0 pin external pull- down resistance | Rflmdo | When enabling the self-programm software | ing mode s | setting with | 100 | | | kΩ |

Note It is recommended to leave the FLMD0 pin open. If the pin is required to be pulled down externally, set R_{FLMD0} to 100 k Ω or more.



Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

(2) Serial interface: Serial array unit (6/18)

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- - **2.** r: IIC number (r = 10, 20)



(2) Serial interface: Serial array unit (15/18)

- Caution Select the TTL input buffer for SIp and SCKp and the N-ch open drain output (VDD tolerance) mode for SOp by using the PIMg and POMx registers.
- **Remarks 1.** p: CSI number (p = 00, 01, 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)
 - R_b[Ω]:Communication line (SOp) pull-up resistance, C_b[F]: Communication line (SOp, SCKp) load capacitance, V_b[V]: Communication line voltage
 f_{MCK}: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2))
 - **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.



(2) Serial interface: Serial array unit (17/18)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | MAX. | Unit |
|-------------------------------|---------|---|--------------|------|------|
| SCLr clock frequency | fsc∟ | $4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ | | 400 | kHz |
| | | $2.7 \text{ V} \le V_b \le 4.0 \text{ V},$ | | | |
| | | R _b = 1.4 kΩ, C _b = 100 pF | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} < 4.0 \text{ V},$ | | 400 | kHz |
| | | $2.3~V \leq V_{b} < 2.7~V,$ | | | |
| | | $R_b = 2.7 \text{ k}\Omega, C_b = 100 \text{ Pf}$ | | | |
| Hold time when SCLr = "L" | tLOW | $4.0~V \leq V_{\text{DD}} = EV_{\text{DD}} \leq 5.5~V,$ | 1275 | | ns |
| | | $2.7~V \leq V_b \leq 4.0~V,$ | | | |
| | | $R_b = 1.4 \text{ k}\Omega, C_b = 100 \text{ pF}$ | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} < 4.0 \text{ V},$ | 1275 | | ns |
| | | $2.3~V \leq V_{b} < 2.7~V,$ | | | |
| | | $R_{\rm b}=2.7~k\Omega,~C_{\rm b}=100~pF,$ | | | |
| Hold time when SCLr = "H" | tніgн | $4.0 \ \text{V} \leq \text{V}_{\text{DD}} \ = \ \text{EV}_{\text{DD}} \leq 5.5 \ \text{V},$ | 655 | | ns |
| | | $2.7~V \leq V_b \leq 4.0~V,$ | | | |
| | | $R_{\rm b}=1.4~k\Omega,~C_{\rm b}=100~pF$ | | | |
| | | $2.7 \text{ V} \leq V_{\text{DD}} = EV_{\text{DD}} < 4.0 \text{ V},$ | 655 | | ns |
| | | $2.3~V \leq V_{b} < 2.7~V,$ | | | |
| | | $R_{\rm b}=2.7~k\Omega,~C_{\rm b}=100~pF$ | | | |
| Data setup time (reception) | tsu:dat | $4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ | 1/fмск + 190 | | ns |
| | | $2.7~V \leq V_b \leq 4.0~V,$ | | | |
| | | $R_b = 1.4 \text{ k}\Omega, C_b = 100 \text{ pF}$ | | | |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} < 4.0 \text{ V},$ | 1/fмск + 190 | | ns |
| | | $2.3~V \leq V_{b} < 2.7~V,$ | | | |
| | | $R_{b}=2.7 \text{ k}\Omega, C_{b}=100 \text{ pF}$ | | | |
| Data hold time (transmission) | thd:dat | $4.0 \ \text{V} \leq \text{V}_{\text{DD}} \ = \ \text{EV}_{\text{DD}} \leq 5.5 \ \text{V},$ | 0 | 640 | ns |
| | | $2.7~V \leq V_b \leq 4.0~V,$ | | | |
| | | $R_{\rm b}=1.4~k\Omega,~C_{\rm b}=100~pF$ | | | |
| | | $2.7 \text{ V} \leq V_{\text{DD}} = EV_{\text{DD}} < 4.0 \text{ V},$ | 0 | 660 | ns |
| | | $2.3 \; V \leq V_{b} < 2.7 \; V,$ | | | |
| | | $B_{b} = 2.7 \text{ k}\Omega$, $C_{b} = 100 \text{ pF}$ | | | |

(h) Communication at different potential (2.5 V, 3 V) (simplified I²C mode)

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for SDAr and the N-ch open drain output (VDD tolerance) mode for SCLr by using the PIMg and POMx registers.

 Remarks 1.
 Rb[Ω]:Communication line (SDAr, SCLr) pull-up resistance,

 Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

- 2. r: IIC number (r = 10, 20), g: PIM number (g = 1, 7), x: POM number (x = 1, 7, 8)
- **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of the SMRmn register. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 02, 10)
- **4.** V_{H} and V_{L} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in simplified I^2C mode mode.
 - $4.0~V \leq V_{\text{DD}} = EV_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{H}} = 2.2~V,~V_{\text{IL}} = 0.8~V$

 $2.7 \text{ V} \leq V_{\text{DD}} = EV_{\text{DD}} < 4.0 \text{ V}, \, 2.3 \text{ V} \leq V_{\text{b}} < 2.7 \text{ V}; \, \text{V}_{\text{H}} = 2.0 \text{ V}, \, \text{V}_{\text{IL}} = 0.5 \text{ V}$

| | | | | | (4/39) | | | | |
|-----------|----------------|-------------------|--|--|--------|---|--|--|--|
| Chapter | Classification | Function | Details of Function | Cautions | Pag | e | | | |
| Chapter 4 | Soft (| Port functions | P14/SI10/RxD1/ SDA10/INTP4, P15/SCK10/SCL 10/INTP7 | To use P14/SI10/RxD1/SDA10/INTP4 and P15/SCK10/SCL10/INTP7 as a general- purpose port, note the serial array unit 0 setting. For details, refer to Table 14-7 Relationship Between Register Settings and Pins (Channel 2 of unit 0: CSI10, UART1 Transmission, IIC10) | p.133 | | | | |
| | | | P16/TO05/TI05/ INTP10 | To use P16/T005/TI05/INTP10 as a general-purpose port, set bit 5 (T005) of timer output register 0 (T00) and bit 5 (T0E05) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. | p.133 | | | | |
| | Hard | | Port 2 | Make the AV_DDD pin the same potential as the EV_DD or VDD pin when port 2 is used as a digital port. | p.138 | | | | |
| | Hard Soft | | P30/TO00/TI03/ RTC1HZ/INTP1 | To use P30/TO00/TI03/RTC1HZ/INTP1 as a general-purpose port, set bit 5 (RCLOE1) of real-time counter control register 0 (RTCC0), bit 0 (TO00) of timer output register 0 (TO0) and bit 0 (TOE00) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting. | p.142 | | | | |
| | | | P31/TO03/TI00/ RTCDIV/RTCCL/ PCLBUZ1/INTP2 | To use P31/T003/TI00/RTCDIV/RTCCL/PCLBUZ1/INTP2 as a general-purpose port, set bit 4 (RCLOE0) of real-time counter control register 0 (RTCC0), bit 6 (RCLOE2) of real-time counter control register 2 (RTCC2), bit 3 (TO03) of timer output register 0 (TO0), bit 3 (TOE03) of timer output enable register 0 (TOE0) and bit 7 of clock output select register 1 (CKS1) to "0", which is the same as their default status setting. | p.142 | | | | |
| | | | P32/TO01/TI01/ INTP5/PCLBUZ0 | To use P32/T001/TI01/INTP5/PCLBUZ0 as a general-purpose port, set bit 1 (T001) of timer output register 0 (T00), bit 1 (T0E01) of timer output enable register 0 (T0E0) and bit 7 of clock output select register 0 (CKS0) to "0", which is the same as their default status setting. | p.142 | | | | |
| | | | P33/TO07/TI07/ INTP3, P34/TO06/TI06/I NTP8 | To use P33/T007/TI07/INTP3 and P34/T006/TI06/INTP8 as a general-purpose port, set bit 7, 6 (T007, T006) of timer output register 0 (T00), and bit 7, 6 (T0E07, T0E06) of timer output enable register 0 (T0E0) to "0", which is the same as their default status setting. | p.142 | | | | |
| | | | P40, P41 | When a tool is connected, the P40 pin cannot be used as a port pin. When the on-chip debug function is used, P41 pin can be used as follows by the mode setting on the debugger. 1-line mode: can be used as a port (P41). 2-line mode: used as a TOOL1 pin and cannot be used as a port (P41). | p.144 | | | | |
| | Soft | | P60/SCL0, P61/SDA0 | When using P60/SCL0 and P61/SDA0 as a general-purpose port, stop the operation of serial interface IICA. | p.150 | | | | |
| | | | P75/SCK01/KR5, P76/SI01/KR6, P77/SO01/KR7 | To use P75/SCK01/KR5, P76/SI01/KR6 and P77/SO01/KR7, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-6 Relationship Between Register Settings and Pins (Channel 1 of unit 0: CSI01, UART0 Reception). | p.151 | | | | |
| | | | P80/SCK00/ INTP11, P81/RxD0/SI00/ INTP9, P82/SO00/TxD0 | To use P80/SCK00/INTP11, P81/RxD0/SI00/INTP9 and P82/SO00/TxD0, as a general-purpose port, note the serial array unit 0 setting. For details, refer to Table 14-5 Relationship Between Register Settings and Pins (Channel 0 of unit 0: CSI00, UART0 Reception). | p.156 | | | | |

| | | | | | (17, | /39) |
|---------|----------------|-----------|---------------------------|---|-------|------|
| Chapter | Classification | Function | Details of Function | Cautions | Pag | e |
| 0 | ft | A/D | ADS: Analog | Be sure to clear bits 4 to 7 to "0" | n.398 | п |
| er 1 | လိ | converter | input channel | Set a channel to be used for A/D conversion in the input mode by using port mode | n 398 | |
| Chapte | ł | Converter | specification register | registers 2 and 15 (PM2 PM15) | p.000 | ш |
| | l | | | Do not set the nin that is set by ADPC as digital I/O by ADS | n 308 | |
| | ł | | | When using an operational amplifier n, the output signal of an operational amplifier n. | p.000 | |
| | | | | can be used as an analog input | p.000 | ш |
| | ł | | ADPC: A/D port | Set a channel to be used for A/D conversion in the input mode by using port mode | n.399 | п |
| | | | configuration register | registers 2 and 15 (PM2, PM15). | P | - |
| | | | | Do not set the pin that is set by ADPC as digital I/O by ADS. | p.399 | П |
| | ł | | PM2. PM15: | If a pin is set as an analog input port, not the pin level but "0" is always read. | p.400 | Π |
| | ł | | Port mode | When an operational amplifier is used, pins AMPn+, AMPn-, and AMPnO are used. | p.401 | |
| | l | | registers 2 and | so the alternative analog input functions cannot be used. The operational amplifier | p e . | - |
| | | | 15 | output signals, however, can be used as analog inputs. | | |
| | | | Basic operations | Make sure the period of <4> to <8> is 1 μ s or more. | p.404 | |
| | | | of A/D converter | To use an operational amplifier output for an analog input, start operating the | p.404 | |
| | ł | | | operational amplifier before setting the A/D conversion operation (see CHAPTER 12 | | |
| | ł | | | OPERATIONAL AMPLIFIER). Furthermore, do not change the operational amplifier | | |
| | ł | | | setting during the A/D conversion operation. | | |
| | ł | | | To use an output voltage of the voltage reference for a positive reference voltage of | p.404 | |
| | l | | | the A/D converter, start operating the voltage reference before setting the A/D | | |
| | ł | | | conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do | | |
| | | | | not change the voltage reference setting during the A/D conversion operation. | | |
| | | | | When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage | p.404 | |
| | ł | | | mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D | | |
| | ł | | | converter by using the analog reference voltage control register (ADVRC), and then | | |
| | ł | | | set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 $\mu s)$ | | |
| | | | | passes after the input gate voltage boost circuit for the A/D converter has been | | |
| | | | | enabled, set ADCS to 1. | | |
| | | | A/D conversion | Make sure the period of <4> to <8> is 1 μ s or more. | p.411 | |
| | | | operation | <4> may be done between <5> and <7>. | p.411 | |
| | | | | <4> can be omitted. However, ignore data of the first conversion after <8> in this | p.411 | |
| | | | | case. | | _ |
| | ł | | | The period from <9> to <13> differs from the conversion time set using bits 5 to 1 | p.411 | Ц |
| | | | | (FR2 to FR0, LV1, LV0) of ADM. The period from <12> to <13> is the conversion | | |
| | | | | To use an operational amplifier output for an appled input start operating the | n 111 | _ |
| | ł | | | To use an operational amplifier bulput for an analog input, start operating the | p.411 | ш |
| | ł | | | OPERATIONAL AMPLIFIER) Furthermore do not change the operational amplifier | | |
| | | | | setting during the A/D conversion operation. | | |
| | | | | To use an output voltage of the voltage reference for a positive reference voltage of | p.411 | п |
| | ł | | | the A/D converter, start operating the voltage reference before setting the A/D | P | - |
| | | | | conversion operation (see CHAPTER 13 VOLTAGE REFERENCE). Furthermore, do | | |
| | | | | not change the voltage reference setting during the A/D conversion operation. | | |
| | | | | When using the A/D converter in normal mode 2 (LV1 = 0, LV0 = 1) or low voltage | p.411 | |
| | | | | mode (LV1 = 1, LV0 = 0), enable the input gate voltage boost circuit for the A/D | | · |
| | ł | | | converter by using the analog reference voltage control register (ADVRC), and then | | |
| | | | | set ADCE and ADCS to 1. After the voltage boost circuit stabilization time (10 $\mu s)$ | | |
| | ł | | | passes after the input gate voltage boost circuit for the A/D converter has been | | |
| | ł | | | enabled, set ADCS to 1. | | |

RENESAS