

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	ARM926EJ-S
Core Size	16/32-Bit
Speed	266MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LCD, Motor Control PWM, PWM, WDT
Number of I/O	51
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	0.9V ~ 3.6V
Data Converters	A/D 3x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	296-TFBGA
Supplier Device Package	296-TFBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc3230fet296-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Multi-layer AHB system that provides a separate bus for each AHB master, including both an instruction and data bus for the CPU, two data busses for the DMA controller, and another bus for the USB controller, one for the LCD, and a final one for the Ethernet MAC. There are no arbitration delays in the system unless two masters attempt to access the same slave at the same time.
- External memory controller for DDR and SDR SDRAM as well as for static devices.
- Two NAND flash controllers: One for single-level NAND flash devices and the other for multi-level NAND flash devices.
- Master Interrupt Controller (MIC) and two Slave Interrupt Controllers (SIC), supporting 74 interrupt sources.
- Eight channel General Purpose DMA (GPDMA) controller on the AHB that can be used with the SD card port, the high-speed UARTs, I<sup>2</sup>S-bus interfaces, and SPI interfaces, as well as memory-to-memory transfers.
- Serial interfaces:
  - ◆ 10/100 Ethernet MAC with dedicated DMA Controller.
  - USB interface supporting either device, host (OHCI compliant), or On-The-Go (OTG) with an integral DMA controller and dedicated PLL to generate the required 48 MHz USB clock.
  - Four standard UARTs with fractional baud rate generation and 64 byte FIFOs. One of the standard UARTs supports IrDA.
  - Three additional high-speed UARTs intended for on-board communications that support baud rates up to 921 600 when using a 13 MHz main oscillator. All high-speed UARTs provide 64 byte FIFOs.
  - Two SPI controllers.
  - Two SSP controllers.
  - Two I<sup>2</sup>C-bus interfaces with standard open-drain pins. The I<sup>2</sup>C-bus interfaces support single master, slave, and multi-master I<sup>2</sup>C-bus configurations.
  - Two I<sup>2</sup>S-bus interfaces, each with separate input and output channels. Each channel can be operated independently on three pins, or both input and output channels can be used with only four pins and a shared clock.
- Additional peripherals:
  - ◆ LCD controller supporting both STN and TFT panels, with dedicated DMA controller. Programmable display resolution up to 1024 × 768.
  - Secure Digital (SD) memory card interface, which conforms to the SD Memory Card Specification Version 1.01.
  - General Purpose (GP) input, output, and I/O pins. Includes 12 GP input pins, 24 GP output pins, and 51 GP I/O pins.
  - ♦ 10-bit, 400 kHz Analog-to-Digital Converter (ADC) with input multiplexing from three pins. Optionally, the ADC can operate as a touch screen controller.
  - Real-Time Clock (RTC) with separate power pin and dedicated 32 kHz oscillator. NXP implemented the RTC in an independent on-chip power domain so it can remain active while the rest of the chip is not powered. The RTC also includes a 32-byte scratch pad memory.
  - ♦ 32-bit general purpose high-speed timer with a 16-bit pre-scaler. This timer includes one external capture input pin and a capture connection to the RTC clock. Interrupts may be generated using three match registers.

# 4. Ordering information

#### Table 1. Ordering information

Type number <sup>[1]</sup>	Package	Package						
	Name	Description	Version					
LPC3220FET296/01[2]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1					
LPC3230FET296/01[2]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1					
LPC3240FET296/01[2]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1					
LPC3250FET296/01[2]	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1					

[1] F = -40 °C to +85 °C temperature range. Note that Revision "A" parts with and without the /01 suffix are identical. For example, LPC3220FET296 Revision "A" is identical to LPC3220FET296/01 Revision "A".

[2] Available starting with Revision "A".

# 4.1 Ordering options

#### Table 2. Part options

Type number	SRAM (kB)	10/100 Ethernet	LCD controller	Temperature range (°C)	Package
LPC3220FET296/01	128	0	0	-40 to +85	TFBGA296
LPC3230FET296/01	256	0	1	-40 to +85	TFBGA296
LPC3240FET296/01	256	1	0	-40 to +85	TFBGA296
LPC3250FET296/01	256	1	1	-40 to +85	TFBGA296

16/32-bit ARM microcontrollers

Symbol	Pin	Power supply domain	Туре	Description
EMC_D[9]	U6	VDD_EMC	I/O: BK	EMC data bit 9
EMC_D[10]	V6	VDD_EMC	I/O: BK	EMC data bit 10
EMC_D[11]	T7	VDD_EMC	I/O: BK	EMC data bit 11
EMC_D[12]	U7	VDD_EMC	I/O: BK	EMC data bit 12
EMC_D[13]	V7	VDD_EMC	I/O: BK	EMC data bit 13
EMC_D[14]	Т8	VDD_EMC	I/O: BK	EMC data bit 14
EMC_D[15]	U8	VDD_EMC	I/O: BK	EMC data bit 15
EMC_D[16]/	V8	VDD_EMC	I/O: BK	EMC data bit 16
EMC_DQS0			I/O: BK	DDR data strobe 0
EMC_D[17]/	R9	VDD_EMC	I/O: BK	EMC data bit 17
EMC_DQS1			I/O: BK	DDR data strobe 1
EMC_D[18]/	V9	VDD_EMC	I/O: P	EMC data bit 18
EMC_CLK			I/O: P	DDR inverted clock output
EMC_D[19]/P2[0]	U9	VDD_EMC	I/O: P	EMC data bit 19
			I/O: P	Port 2 GPIO bit 0
EMC_D[20]/P2[1]	Т9	VDD_EMC	I/O: P	EMC data bit 20
			I/O: P	Port 2 GPIO bit 1
EMC_D[21]/P2[2]	V10	VDD_EMC	I/O: P	EMC data bit 21
			I/O: P	Port 2 GPIO bit 2
EMC_D[22]/P2[3]	U10	VDD_EMC	I/O: P	EMC data bit 22
			I/O: P	Port 2 GPIO bit 3
EMC_D[23]/P2[4]	_D[23]/P2[4] T10 VDD_EN		I/O: P	EMC data bit 23
	1C_D[23]/P2[4]		I/O: P	Port 2 GPIO bit 4
EMC_D[24]/P2[5]	C_D[24]/P2[5] R10 V		I/O: P	EMC data bit 24
			I/O: P	Port 2 GPIO bit 5
EMC_D[25]/P2[6]	V11	VDD_EMC	I/O: P	EMC data bit 25
			I/O: P	Port 2 GPIO bit 6
EMC_D[26]/P2[7]	U11	VDD_EMC	I/O: P	EMC data bit 26
			I/O: P	Port 2 GPIO bit 7
EMC_D[27]/P2[8]	T11	VDD_EMC	I/O: P	EMC data bit 27
			I/O: P	Port 2 GPIO bit 8
EMC_D[28]/P2[9]	V12	VDD_EMC	I/O: P	EMC data bit 28
			I/O: P	Port 2 GPIO bit 9
EMC_D[29]/P2[10]	V13	VDD_EMC	I/O: P	EMC data bit 29
			I/O: P	Port 2 GPIO bit 10
EMC_D[30]/P2[11]	U12	VDD_EMC	I/O: P	EMC data bit 30
			I/O: P	Port 2 GPIO bit 11
EMC_D[31]/P2[12]	V14	VDD_EMC	I/O: P	EMC data bit 31
			I/O: P	Port 2 GPIO bit 12
EMC_DQM[0]	R3	VDD_EMC	0	SDRAM data mask 0 out

#### Table 4. Pin description ...continued

16/32-bit ARM microcontrollers

Symbol	Pin	Power supply domain	Туре	Description
GPI_7/CAP4[0]/	D13	VDD_IOD	I	General purpose input 7
MCABORT			I	Timer 4 capture input 0
			I	Motor control PWM LOW-active fast abort input
GPI_8/KEY_COL6/			General purpose input 8	
SPI2_BUSY/			Ι	Keyscan column 6 input
ENET_RX_DV			I	SPI2 busy input
			I	Ethernet receive data valid input (LPC3240 and LPC3250 only)
GPI_9/KEY_COL7/	E12	VDD_IOD	I	General purpose input 9
ENET_COL			Ι	Keyscan column 7 input
			I	Ethernet collision input (LPC3240 and LPC3250 only)
GPI_19/U4_RX	B15	VDD_IOD	I	General purpose input 19
	I UART 4 receive		UART 4 receive	
GPI_28/U3_RI	N17	VDD_IOA	I	General purpose input 28
			I	UART 3 ring indicator input
GPIO_0	A12	VDD_IOD	I/O	General purpose input/output 0
GPIO_1	A11	VDD_IOD	I/O	General purpose input/output 1
GPIO_2/	D9	VDD_IOD	I/O	General purpose input/output 2
KEY_ROW6/ ENET_MDC			0	Keyscan row 6 output
			0	Ethernet PHY interface clock (LPC3240 and LPC3250 only)
GPIO_3/	C11	VDD_IOD	I/O	General purpose input/output 3
KEY_ROW7/ ENET_MDIO			I/O	Keyscan row 7 output
			I/O	Ethernet PHY interface data (LPC3240 and LPC3250 only)
GPIO_4/	B11	VDD_IOD	I/O	General purpose input/output 4
SSEL1/ LCDVD[22]			I/O	SSP1 Slave Select
			I/O	LCD data bit 22 (LPC3230 and LPC3250 only)
GPIO_5/	E9	VDD_IOD	I/O	General purpose input/output 5
SSEL0/ MCI0			I/O	SSP0 Slave Select
WCIU			I/O	Motor control channel 0 input
GPO_0/	C3	VDD_IOC	0	General purpose output 0
TST_CLK1			0	Test clock 1 out
GPO_1	D4	VDD_IOC	0	General purpose output 1
GPO_2/ B14 VDD_IOD O General purpose output		General purpose output 2		
MAT1[0]/			0	Timer 1 match output 0
LCDVD[0]			0	LCD data bit 0 (LPC3230 and LPC3250 only)
GPO_3/	D12	VDD_IOD	0	General purpose output 3
LCDVD[1]			0	LCD data bit 1 (LPC3230 and LPC3250 only)
GPO_4	D8	VDD_IOB	0	General purpose output 4

#### Table 4. Pin description ...continued

16/32-bit ARM microcontrollers

KEY_COL4/ ENET_RXD0G15VDD_IODIKeyscan column 4 inputIEthernet receive data 0 (LPC3240 only)KEY_COL5/ ENET_RXD1F16VDD_IODIKeyscan column 5 inputIEthernet receive data 1 (LPC3240 only)KEY_ROW0/ ENET_TX_ERE15VDD_IODI/O TKeyscan row 0 outKEY_ROW1/ ENET_TXD2E14VDD_IODI/O TKeyscan row 1 outKEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 2 outKEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outKEY_ROW3/ ENET_TX_D0D16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 4 outI/O TKeyscan row 4 outI/O TEthernet transmit data 0 (LPC324 only)	0 and LPC3250
KEY_COL5/ ENET_RXD1F16VDD_IODIKeyscan column 5 inputKEY_ROW0/ ENET_TX_ERE15VDD_IODI/O TKeyscan row 0 outKEY_ROW1/ ENET_TXD2E14VDD_IODI/O TKeyscan row 1 outKEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 2 outKEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 4 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 4 outI/O TEthernet transmit data 0 (LPC324 only)I/O TEthernet transmit data 0 (LPC324 only)	0 and LPC3250
ENET_RXD1IEthernet receive data 1 (LPC3240 only)KEY_ROW0/ ENET_TX_ERE15VDD_IODI/O TKeyscan row 0 outI/O TEthernet transmit error (LPC3240 only)KEY_ROW1/ ENET_TXD2E14VDD_IODI/O TEthernet transmit error (LPC3240 only)KEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 1 outI/O TEthernet transmit data 2 (LPC324 only)KEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 2 outKEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)KEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 4 outI/O TEthernet transmit enable (LPC324 only)I/O TEthernet transmit data 0 (LPC324 only)	
KEY_ROW0/ ENET_TX_ERE15VDD_IODI/O TKeyscan row 0 outKEY_ROW1/ ENET_TXD2E14VDD_IODI/O TEthernet transmit error (LPC3240 only)KEY_ROW1/ ENET_TXD2E14VDD_IODI/O TKeyscan row 1 outKEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 2 outKEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)KEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)	
ENET_TX_ERI/O TEthernet transmit error (LPC3240 only)KEY_ROW1/ ENET_TXD2E14VDD_IODI/O TKeyscan row 1 outI/O TEthernet transmit data 2 (LPC324 only)KEY_ROW2/ ENET_TXD3F14VDD_IODI/O TEthernet transmit data 2 (LPC324 only)KEY_ROW3/ ENET_TX_END16VDD_IODI/O TEthernet transmit data 3 (LPC324 only)KEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)KEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit data 0 (LPC324 only)	0 and LPC3250
KEY_ROW1/ ENET_TXD2E14VDD_IODI/O TKeyscan row 1 outKEY_ROW2/ ENET_TXD3F14VDD_IODI/O TEthernet transmit data 2 (LPC324 only)KEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 2 outI/O TEthernet transmit data 3 (LPC324 only)KEY_ROW3/ ENET_TX_END16VDD_IODI/O TKEY_ROW4/ ENET_TXD0C17VDD_IODI/O T	
ENET_TXD2I/O TEthernet transmit data 2 (LPC324 only)KEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 2 outI/O TEthernet transmit data 3 (LPC324 only)KEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outI/O TEthernet transmit enable (LPC324 only)KEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)KEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 4 out	and LPC3250
KEY_ROW2/ ENET_TXD3F14VDD_IODI/O TKeyscan row 2 outKEY_ROW3/ ENET_TX_END16VDD_IODI/O TEthernet transmit data 3 (LPC324 only)KEY_ROW4/ ENET_TXD0D16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)	
ENET_TXD3       I/O T       Ethernet transmit data 3 (LPC324 only)         KEY_ROW3/       D16       VDD_IOD       I/O T       Keyscan row 3 out         ENET_TX_EN       D16       VDD_IOD       I/O T       Keyscan row 3 out         KEY_ROW4/       C17       VDD_IOD       I/O T       Ethernet transmit enable (LPC324 only)         KEY_ROW4/       C17       VDD_IOD       I/O T       Keyscan row 4 out         ENET_TXD0       I/O T       Keyscan row 4 out       I/O T	10 and LPC3250
KEY_ROW3/ ENET_TX_END16VDD_IODI/O TKeyscan row 3 outKEY_ROW4/ ENET_TXD0C17VDD_IODI/O TEthernet transmit enable (LPC324 only)KEY_ROW4/ ENET_TXD0C17VDD_IODI/O TKeyscan row 4 out	
ENET_TX_EN       I/O T       Ethernet transmit enable (LPC324 only)         KEY_ROW4/       C17       VDD_IOD       I/O T       Keyscan row 4 out         ENET_TXD0       I/O T       Ethernet transmit data 0 (LPC324 only)	10 and LPC3250
KEY_ROW4/     C17     VDD_IOD     I/O T     Keyscan row 4 out       ENET_TXD0     C17     VDD_IOD     I/O T     Ethernet transmit data 0 (LPC324 only)	
ENET_TXD0 I/O T Ethernet transmit data 0 (LPC324 only)	40 and LPC3250
only)	
	10 and LPC3250
KEY_ROW5/ C18 VDD_IOD I/O T Keyscan row 5 out	
ENET_TXD1 I/O T Ethernet transmit data 1 (LPC324 only)	40 and LPC3250
MS_BS/MAT2[1] A6 VDD_IOD I/O: P MS/SD card command out	
O Timer 2 match output 1	
MS_DIO0/MAT0[0] A8 VDD_IOD I/O: P MS/SD card data 0	
O Timer 0 match output 0	
MS_DIO1/ A7 VDD_IOD I/O: P MS/SD card data 1	
MAT0[1] O Timer 0 match output 1	
MS_DIO2/ B8 VDD_IOD I/O: P MS/SD card data 2	
MAT0[2] O Timer 0 match output 2	
MS_DIO3/ C8 VDD_IOD I/O: P MS/SD card data 3	
MAT0[3] O Timer 0 match output 3	
MS_SCLK/ B7 VDD_IOD I/O MS/SD card clock output	
MAT2[0] O Timer 2 match output 0	
n.c. B17, not connected U17, U2	
ONSW M15 VDD_RTC O RTC match output for external po	ower control
P0[0]/ B5 VDD_IOB I/O Port 0 GPIO bit 0	
I2S1RX_CLK I/O I2S1 receive clock	

#### Table 4. Pin description ...continued

16/32-bit ARM microcontrollers

Symbol	Pin	Power supply domain	Туре	Description
P0[1]/	D7	VDD_IOB	I/O	Port 0 GPIO bit 1
I2S1RX_WS			I/O	I <sup>2</sup> S1 receive word select
P0[2]/	M17	VDD_IOA	I/O	Port 0 GPIO bit 2
I2SORX_SDA/			I/O	I <sup>2</sup> S0 receive data
LCDVD[4]			I/O	LCD data bit 4 (LPC3230 and LPC3250 only)
P0[3]/	M18	VDD_IOA	I/O	Port 0 GPIO bit 3
I2SORX_CLK/			I/O	I <sup>2</sup> S0 receive clock
LCDVD[5]			I/O	LCD data bit 5 (LPC3230 and LPC3250 only)
P0[4]/	L15	VDD_IOA	I/O	Port 0 GPIO bit 4
I2SORX_WS/			I/O	I <sup>2</sup> S0 receive word select
LCDVD[6]			I/O	LCD data bit 6 (LPC3230 and LPC3250 only)
P0[5]/	L16	VDD_IOA	I/O	Port 0 GPIO bit 5
I2S0TX_SDA/			I/O	I <sup>2</sup> S0 transmit data
LCDVD[7]			I/O	LCD data bit 7 (LPC3230 and LPC3250 only)
P0[6]/	L17	VDD_IOA	I/O	Port 0 GPIO bit 6
I2S0TX_CLK/ LCDVD[12]			I/O	I <sup>2</sup> S0 transmit clock
			I/O	LCD data bit 12 (LPC3230 and LPC3250 only)
P0[7]/	L18	VDD_IOA	I/O	Port 0 GPIO bit 7
I2S0TX_WS/ LCDVD[13]			I/O	I <sup>2</sup> S0 transmit word select
			I/O	LCD data bit 13 (LPC3230 and LPC3250 only)
PLL397_LOOP	R14	VDD_PLL397	analog filter	PLL397 loop filter
				(for external components)
PWM_OUT1/	D14	VDD_IOD	0	PWM1 out
LCDVD[16]			0	LCD data bit 16 (LPC3230 and LPC3250 only)
PWM_OUT2/INTSTAT/	D15	VDD_IOD	0	PWM2 output/internal interrupt status <sup>[1]</sup>
LCDVD[19]			0	LCD data bit 19 (LPC3230 and LPC3250 only)
RESET	M14	VDD_RTC	I	Reset input, active LOW
RESOUT	G4	VDD_IOC	0	Reset out. Reflects external and WDT reset
RTCX_IN	P16	VDD_RTC	analog in	RTC oscillator input
RTCX_OUT	P17	VDD_RTC	analog out	RTC oscillator output
SPI1_CLK/	C9	VDD_IOD	0	SPI1 clock out
SCK0			0	SSP0 clock out
SPI1_DATIN/	C10	VDD_IOD	I/O	SPI1 data in
MISO0/ GPI_25/			I/O	SSP0 MISO
MCI1			I/O	General purpose input bit 25
			I	Motor control channel 1 input
SPI1_DATIO/	B9	VDD_IOD	I/O	SPI1 data out (and optional input)
MOSI0/ MCI2			I/O	SSP0 MOSI
			I	Motor control channel 2 input

#### Table 4. Pin description ...continued

16/32-bit ARM microcontrollers

### 7.1.3.2 Embedded trace buffer

The Embedded Trace Module (ETM) is connected directly to the ARM core. It compresses the trace information and exports it through a narrow trace port. An internal Embedded Trace Buffer (ETB) of  $2048 \times 24$  bits captures the trace information under software debugger control. Data from the ETB is recovered by the debug software through the JTAG port.

The trace contains information about when the ARM core switches between states. Instruction shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. For data accesses either data or address or both can be traced.

# 7.2 AHB matrix

The LPC3220/30/40/50 has a multi-layer AHB matrix for inter-block communication. AHB is an ARM defined high-speed bus, which is part of the ARM bus architecture. AHB is a high-bandwidth low-latency bus that supports multi-master arbitration and a bus grant/request mechanism. For systems that have only one (CPU), or two (CPU and DMA) bus masters a simple AHB works well. However, if a system requires multiple bus masters and the CPU needs access to external memory, a single AHB bus can cause a bottleneck.

To increase performance, the LPC3220/30/40/50 uses an expanded AHB architecture known as Multi-layer AHB. A Multi-layer AHB replaces the request/grant and arbitration mechanism used in a simple AHB with an interconnect matrix that moves arbitration out toward the slave devices. Thus, if a CPU and a DMA controller want access to the same memory, the interconnect matrix arbitrates between the two when granting access to the memory. This advanced architecture allows simultaneous access by bus masters to different resources with an increase in arbitration complexity. In this architectural implementation, removing guaranteed central arbitration and allowing more than one bus master to be active at the same time provides better overall microcontroller performance.

In the LPC3220/30/40/50, the multi-Layer AHB system has a separate bus for each of seven AHB Masters:

- CPU data bus
- CPU instruction bus
- General purpose DMA Master 0
- General purpose DMA Master 1
- Ethernet controller
- USB controller
- LCD controller

There are no arbitration delays unless two masters attempt to access the same slave at the same time.

- extended wait
- Power-saving modes dynamically control EMC\_CKE[1:0] and EMC\_CLK.
- Dynamic memory self-refresh mode supported by software.
- Controller supports 2 k, 4 k, and 8 k row address synchronous memory parts. That is, typical 512 MB, 256 MB, 128 MB, and 16 MB parts, with 8, 16, or 32 data bits per device.
- Two reset domains enable dynamic memory contents to be preserved over a soft reset.
- This controller does not support synchronous static memory devices (burst mode devices).

# 7.6 AHB master peripherals

The LPC3220/30/40/50 implements four AHB master peripherals, which include a General Purpose Direct Memory Access (GPDMA) controller, a 10/100 Ethernet Media Access Controller (MAC), a Universal Serial Bus (USB) controller, and an LCD controller. Each of these four peripherals contain an integral DMA controller optimized to support the performance demands of the peripheral.

### 7.6.1 General Purpose DMA (GPDMA) controller

The GPDMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receive. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the same AHB master, or one area by each master. The DMA controller supports the following peripheral device transfers.

- Secure Digital (SD) Memory interface
- High-speed UARTs
- I<sup>2</sup>S0 and I<sup>2</sup>S1 ports
- SPI1 and SPI2 interfaces
- SSP0 and SSP1 interfaces
- Memory

The DMA controls eight DMA channels with hardware prioritization. The DMA controller interfaces to the system via two AHB bus masters, each with a full 32-bit data bus width. DMA operations may be set up for 8-bit, 16-bit, and 32-bit data widths, and can be either big-endian or little-endian. Incrementing or non-incrementing addressing for source and destination are supported, as well as programmable DMA burst size. Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.

#### 7.6.2 Ethernet MAC

The Ethernet block contains a full featured 10 Mbit/s or 100 Mbit/s Ethernet MAC designed to provide optimized performance through the use of DMA hardware acceleration. Features include a generous suite of control registers, half or full duplex operation, flow control, control frames, hardware acceleration for transmit retry, receive

- Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for dual-role devices under software control. HNP is partially implemented in hardware.
- Provides programmable timers required for HNP and SRP.
- Supports slave mode operation through AHB slave interface.
- Supports the OTG ATX from NXP (ISP 1302) or any external CEA-2011OTG specification compliant ATX.

# 7.6.4 LCD controller

The LCD controller provides all of the necessary control signals to interface directly to a variety of color and monochrome LCD panels. Both STN (single and dual panel) and TFT panels can be operated. The display resolution is selectable and can be up to  $1024 \times 768$  pixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode.

An on-chip 512-byte color palette allows reducing bus utilization (i.e. memory size of the displayed data) while still supporting a large number of colors.

The LCD interface includes its own DMA controller to allow it to operate independently of the CPU and other system functions. A built-in FIFO acts as a buffer for display data, providing flexibility for system timing. Hardware cursor support can further reduce the amount of CPU time needed to operate the display.

### 7.6.4.1 Features

- AHB bus master interface to access frame buffer.
- Setup and control via a separate AHB slave interface.
- Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data.
- Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces.
- Supports single and dual-panel color STN displays.
- Supports Thin Film Transistor (TFT) color displays.
- Programmable display resolution including, but not limited to:  $320 \times 200$ ,  $320 \times 240$ ,  $640 \times 200$ ,  $640 \times 240$ ,  $640 \times 480$ ,  $800 \times 600$ , and  $1024 \times 768$ .
- Hardware cursor support for single-panel displays.
- 15 gray-level monochrome, 3375 color STN, and 32 k color palettized TFT support.
- 1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN.
- 1, 2, 4, or 8 bpp palettized color displays for color STN and TFT.
- 16 bpp true-color non-palettized, for color STN and TFT.
- 24 bpp true-color non-palettized, for color TFT.
- Programmable timing for different display panels.
- 256 entry, 16-bit palette RAM, arranged as a  $128 \times 32$  bit RAM.
- Frame, line, and pixel clock signals.
- AC bias signal for STN, data enable signal for TFT panels.
- Supports little and big-endian, and Windows CE data formats.
- LCD panel clock may be generated from the peripheral clock or from a clock input pin.

LPC3220 30 40 50

### 7.8.1 UARTs

The LPC3220/30/40/50 contains seven UARTs. Four are standard UARTs, and three are high-speed UARTs.

### 7.8.1.1 Standard UARTs

The four standard UARTs are compatible with the INS16Cx50. These UARTs support rates up to 460800 bit/s from a 13 MHz peripheral clock.

#### Features

- Each standard UART has 64 byte Receive and Transmit FIFOs.
- Receiver FIFO trigger points at 16, 32, 48, and 60 Bytes.
- Transmitter FIFO trigger points at 0, 4, 8, and 16 Bytes.
- Register locations conform to the "550" industry standard.
- Each standard UART has a fractional rate pre-divider and an internal baud rate generator.
- The standard UARTs support three clocking modes: on, off, and auto-clock. The auto-clock mode shuts off the clock to the UART when it is idle.
- UART 6 includes an IrDA mode to support infrared communication.
- The standard UARTs are designed to support data rates of (2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800) bit/s.
- Each UART includes an internal loopback mode.

# 7.8.1.2 High-speed UARTs

The three high-speed UARTs are designed to support rates up to 921600 bit/s from a 13 MHz peripheral clock for on-board communication in low noise conditions. This is accomplished by changing the over sampling from  $16 \times$  to  $14 \times$  and altering the rate generation logic.

#### Features

- Each high-speed UART has 64-byte Receive and Transmit FIFOs.
- Receiver FIFO trigger points at 1, 4, 8, 16, 32, and 48 B.
- Transmitter FIFO trigger points at 0, 4, and 8 B.
- Each high-speed UART has an internal baud rate generator.
- The high-speed UARTs are designed to support data rates of (2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600) bit/s.
- The three high speed UARTs only support (8N1) 8-bit data word length, 1-stop bit, no parity, and no flow control as a the communications protocol.
- Each UART includes an internal loopback mode.

# 7.8.2 SPI serial I/O controller

The LPC3220/30/40/50 has two Serial Peripheral Interfaces (SPI). The SPI is a 3-wire serial interface that is able to interface with a large range of serial peripheral or memory devices (SPI mode 0 to 3 compatible slave devices).

Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master. The SPI implementation on the LPC3220/30/40/50 does not support operation as a slave.

### 7.8.2.1 Features

- Supports slaves compatible with SPI modes 0 to 3.
- Half duplex synchronous transfers.
- DMA support for data transmit and receive.
- 1-bit to 16-bit word length.
- Choice of LSB or MSB first data transmission.
- $64 \times 16$ -bit input or output FIFO.
- Bit rates up to 52 Mbit/s.
- Busy input function.
- DMA time out interrupt to allow detection of end of reception when using DMA.
- Timed interrupt to facilitate emptying the FIFO at the end of a transmission.
- SPI clock and data pins may be used as general purpose pins if the SPI is not used.
- Slave selects can be supported using GPO or GPIO pins

# 7.8.3 SSP serial I/O controller

The LPC3220/30/40/50 contains two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

#### 7.8.3.1 Features

- Compatible with Motorola SPI, 4-wire TI SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- Maximum SPI bus data bit rate of <sup>1</sup>/<sub>2</sub> (Master mode) and <sup>1</sup>/<sub>2</sub> (Slave mode) of the input clock rate
- DMA transfers supported by GPDMA

# 7.8.4 I<sup>2</sup>C-bus serial I/O controller

There are two I<sup>2</sup>C-bus interfaces in the LPC32x0 family of controllers. These I<sup>2</sup>C blocks can be configured as a master, multi-master or slave supporting up to 400 kHz. The I<sup>2</sup>C blocks also support 7 or 10 bit addressing. Each has a four word FIFO for both transmit and receive. An interrupt signal is available from each block.

# 7.9 Other peripherals

In addition to the communication peripherals there are many general purpose peripherals available in the LPC3220/30/40/50. Here is a list of the general purpose peripherals.

- GPI/O
- Keyboard scanner
- Touch screen controller and 10-bit Analog-to-Digital-Converter
- Real-time clock
- High-speed timer
- Four general purpose 32-bit timer/external event counters
- Two simple PWMs
- One motor control PWM

A short functional description of each of these peripherals is provided in the following sections.

### 7.9.1 General purpose parallel I/O

Some device pins that are not dedicated to a specific peripheral function have been designed to be general purpose inputs, outputs, or input/outputs. Also, some pins may be configured either as a specific peripheral function or a general purpose input, output, or input/output. A total of 51 pins can potentially be used as general purpose input/outputs, 24 as general purpose outputs, and 22 as general purpose inputs.

GPIO pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of GPIO and GPO outputs controlled by that register simultaneously. The value of the output register for standard GPIOs and GPO pins may be read back, as well as the current actual state of the port pins.

In addition to GPIO pins on port 0, port 1, and port 2, there are 22 GPI, 24 GPO, and six GPIO pins. When the SDRAM bus is configured for 16 data bits, 13 of the remaining SDRAM data pins may be used as GPIOs.

#### 7.9.1.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- A single register selects direction for pins that support both input and output modes.
- Direction control of individual bits.
- For input/output pins, both the programmed output state and the actual pin state can be read.
- There are a total of 12 general purpose inputs, 24 general purpose outputs, and six general purpose input/outputs.
- Additionally, 13 SDRAM data lines may be used as GPIOs if a 16-bit SDRAM interface is used (rather than a 32-bit interface).

$I_{amb} = -40$	$T_{amb} = -40$ °C to +85 °C, unless otherwise specified.									
Symbol	Parameter	Conditions		Min	Тур <u>[1]</u>	Мах	Unit			
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$ ; no pull-down	[10]	-	-	1	μΑ			
I <sub>OZ</sub>	OFF-state output current	$V_O = 0 V; V_O = V_{DD};$ no pull-up/down	[10]	-	-	1	μA			
I <sub>latch</sub>	I/O latch-up current	$-(1.5V_{DD}) < V_{I} < (1.5V_{DD})$	[10]	-	-	100	mA			

#### Table 8. Static characteristics ... continued

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ , unless otherwise specified.

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] Applies to VDD\_CORE pins.

[3] Applies to pins VDD\_RTC, VDD\_RTCCORE, and VDD\_RTCOSC.

[4] Applies to pins VDD\_COREFXD, VDD\_OSC, VDD\_PLL397, VDD\_PLLHCLK, and VDD\_PLLUSB.

[5] Applies when using 1.8 V Mobile DDR or Mobile SDR SDRAM.


- [6] Applies when using 2.5 V DDR memory.
- [7] Applies when using 3.3 V SDR SDRAM and SRAM.
- [8] Specifies current on combined VDD\_RTCx during normal chip operation: VDD\_RTC, VDD\_CORE, VDD\_OSC = 1.2 V and VDD\_CORE, VDD\_IOx at typical voltage.
- [9] Specifies current on combined VDD\_RTCx during backup operation: VDD\_RTC, VDD\_CORE, VDD\_OSC = 1.2 V and all other VDD\_x at 0 V.
- [10] Referenced to the applicable  $V_{\text{DD}}$  for the pin.
- [11] Including voltage on outputs in 3-state mode.
- [12] The applicable  $V_{DD}$  voltage for the pin must be present.
- [13] 3-state outputs go into 3-state mode when the applicable V<sub>DD</sub> voltage for the pin is grounded.
- [14] Accounts for 100 mV voltage drop in all supply lines.
- [15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

#### 16/32-bit ARM microcontrollers

# 10.4 Power consumption in Run mode

Power consumption is shown in <u>Figure 5</u> for WinCE applications running under typical conditions from SDRAM. MMU and I-cache/D-cache are enabled. The VFP is turned on but not used. I<sup>2</sup>S-interface (channel 1), LCD, SLC NAND controller, I<sup>2</sup>C1-bus, SD card, touchscreen ADC, and UART 3 are turned on. All other peripherals are turned off.

The AHB clock HCLK is identical to the core clock for frequencies up to 133 MHz, which is the maximum allowed HCLK frequency. For higher core frequencies, the HCLK PLL output must be divided by 2 to obtain an HCLK frequency lower than or equal to 133 MHz resulting in correspondingly lower power consumption by the AHB peripherals.



16/32-bit ARM microcontrollers

OL = 20 pr, rand = 20 0, vDD(EMC) = 1.0 v, 2.0 v, 010.0 v.									
Symbol	Parameter		arameter Notes Min Typ		Max	Unit			
t <sub>WELWEH</sub>	WE LOW to WE HIGH time	[4][5]	-	(WAITWR – WAITWEN + 1) $\times$ T <sub>CLCL</sub>	-	ns			
t <sub>BLSLBLSH</sub>	BLS LOW to BLS HIGH time	[4][5]	-	(WAITWR – WAITWEN + 1) $\times$ T <sub>CLCL</sub>	-	ns			
t <sub>WEHANV</sub>	WE HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns			
t <sub>WEHDNV</sub>	WE HIGH to data invalid time		-	$1 \times T_{CLCL}$	-	ns			
t <sub>BLSHANV</sub>	BLS HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns			
t <sub>BLSHDNV</sub>	BLS HIGH to data invalid time		-	$1 \times T_{CLCL}$	-	ns			

**Table 12.** Dynamic characteristics: static external memory interface ... continued  $C_l = 25 \text{ pF}$ .  $T_{amb} = 20 \text{ °C}$ .  $V_{DD(EMC)} = 1.8 \text{ V}$ . 2.5 V. or 3.3 V.

[1]  $T_{CLCL} = 1/HCLK$ 


[2] Refer to the *LPC32x0 User manual* EMCStaticWaitOen0-3 register for the programming of WAITOEN value.

[3] Refer to the *LPC32x0 User manual* EMCStaticWaitRd0-3 register for the programming of WAITRD value.

[4] Refer to the *LPC32x0 User manual* EMCStaticWaitWen0-3 register for the programming of WAITWEN value.

[5] Refer to the *LPC32x0 User manual* EMCStaticWaitWr0-3 register for the programming of WAITWR value.

[6] Earliest of  $\overline{CS}$  HIGH,  $\overline{OE}$  HIGH, address change to data invalid.



16/32-bit ARM microcontrollers

# 11.4 DDR SDRAM controller

### Table 14. EMC DDR SDRAM memory interface dynamic characteristics<sup>[1]</sup>

 $C_L = 25 \text{ pF}, T_{amb} = 25 \text{ °C}, \text{ unless otherwise specified.}$ 

Symbol	Parameter	Conditions		Min	Typical	Max	Unit
f <sub>oper</sub>	operating frequency			-	104	133	MHz
t <sub>CK</sub>	clock cycle time			7.5	9.6	-	ns
t <sub>CL</sub>	CK LOW-level width			-	$0.5  imes t_{CK}$	-	ns
t <sub>CH</sub>	CK HIGH-level width			-	$0.5  imes t_{CK}$	-	ns
t <sub>d(V)ctrl</sub>	control valid delay time		[2][3]	-	(CMD_DLY × 0.25) + 1.5	-	ns
t <sub>h(ctrl)</sub>	control hold time		[2][3]	-	(CMD_DLY × 0.25) - 1.5	-	ns
t <sub>d(AV)</sub>	address valid delay time		[2]	-	(CMD_DLY × 0.25) + 1.5	-	ns
t <sub>h(A)</sub>	address hold time		[2]	-	(CMD_DLY × 0.25) - 1.5	-	ns
t <sub>su(Q)</sub>	data output set-up time	EMC_D[31:0] and EMC_DQM[3:0] to EMC_DQS[1:0] out	[5]	0.08 × t <sub>CK</sub>	0.15 × t <sub>CK</sub>	0.25 × t <sub>СК</sub>	ns
t <sub>h(Q)</sub>	data output hold time	EMC_D[31:0] and EMC_DQM[3:0] to EMC_DQS[1:0] out	[5]	0.25 × t <sub>СК</sub>	0.35 × t <sub>CK</sub>	0.42 × t <sub>CK</sub>	ns
t <sub>DQSH</sub>	DQS HIGH time	for WRITE command		-	$0.5  imes t_{CK}$	-	ns
t <sub>DQSL</sub>	DQS LOW time	for WRITE command		-	$0.5 \times t_{CK}$	-	ns
t <sub>DQSS</sub>	WRITE command to first DQS latching transition time	for DQS out		-	t <sub>CK</sub> + 0.7	-	ns
t <sub>DSS</sub>	DQS falling edge to CK set-up time	for DQS in		-	$0.5  imes t_{CK}$	-	ns
t <sub>DSH</sub>	DQS falling edge hold time from CK	for DQS in		-	$0.5  imes t_{CK}$	-	ns
t <sub>d(DQS)</sub>	DQS delay time	for DQS in	[4]	-	DQS_DELAY	-	ns
t <sub>su(D)</sub>	data input set-up time			-	0.3	-	ns
t <sub>h(D)</sub>	data input hold time			-	0.5	-	ns

[1] All values valid for EMC pads set to fast slew rate at 1.8 V unless otherwise specified (see SDRAMCLK\_CTRL register in the LPC32x0 User manual).

[2] CMD\_DLY = COMMAND\_DELAY bit field in SDRAMCLK\_CTRL[18:14] register, see External Memory Controller (EMC) chapter in LPC32x0 User manual.


[3] Applies to signals EMC\_DQM[3:0], EMC\_DYCS[1:0], EMC\_RAS, EMC\_CAS, EMC\_WR, EMC\_CKE[1:0].


- [4] DQS\_DELAY, see LPC32x0 User manual, External Memory Controller Chapter, Section 8 DDR DQS delay calibration for details on configuring this value.
- [5] Test conditions for measurements:  $T_{amb} = -40$  °C to +85 °C; operating frequency range  $f_{oper} = 52$  MHz to 133 MHz; EMC\_DQM[3:0] and EMC\_D[31:0] driving 2 inches of 50  $\Omega$  characteristic impedance trace with 10 pF capacitive load; no external source series termination resistors used. EMC pads set to fast slew rate at 1.8 V or 2.5 V (see SDRAMCLK\_CTRL register in the *LPC32x0 User manual*).

# **NXP Semiconductors**


# LPC3220/30/40/50

#### 16/32-bit ARM microcontrollers





#### Fig 11. DDR write timing parameters




# 11.5 USB controller

#### Table 15. Dynamic characteristics USB digital I/O pins

 $V_{DD(IO)} = 3.3$  V;  $T_{amb} = -40$  °C to +85 °C, unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>TIO</sub>	bus turnaround time (I/O)	OE_N/INT_N to DAT/VP and SE0/VM	-	7	-	ns
t <sub>TOI</sub>	bus turnaround time (O/I)	OE_N/INT_N to DAT/VP and SE0/VM	-	0	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.



# 11.6 Secure Digital (SD) card interface

#### Table 16. Dynamic characteristics: SD card pin interface


 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$  for industrial applications;  $V_{DD(IO)}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
T <sub>cy(clk)</sub>	clock cycle time on pin MS_SCLK; Data transfer mode		-	-	25	MHz
		on pin MS_SCLK; Identification mode	-	-	400	kHz
t <sub>su(D)</sub>	data input set-up time	on pins MS_BS, MS_DIO[3:0] as inputs	-	2.7	-	ns
t <sub>h(D)</sub>	data input hold time	on pins MS_BS, MS_DIO[3:0] as inputs	-	0	-	ns
t <sub>d(QV)</sub>	data output valid delay time	on pins MS_BS, MS_DIO[3:0] as outputs	-	9.7	-	ns
t <sub>h(Q)</sub>	data output hold time	on pins MS_BS, MS_DIO[3:0] as outputs	-	7.7	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

16/32-bit ARM microcontrollers



# 17. Legal information

# 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

# 17.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

# 17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

LPC3220 30 40 50