

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ARM926EJ-S
Core Size	16/32-Bit
Speed	266MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LCD, Motor Control PWM, PWM, WDT
Number of I/O	51
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	0.9V ~ 3.6V
Data Converters	A/D 3x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	296-TFBGA
Supplier Device Package	296-TFBGA (15x15)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc3250fet296-551">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc3250fet296-551</a>

## 4. Ordering information

---

**Table 1.** Ordering information

Type number <sup>[1]</sup>	Package		
	Name	Description	Version
LPC3220FET296/01 <sup>[2]</sup>	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1
LPC3230FET296/01 <sup>[2]</sup>	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1
LPC3240FET296/01 <sup>[2]</sup>	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1
LPC3250FET296/01 <sup>[2]</sup>	TFBGA296	plastic thin fine-pitch ball grid array package; 296 balls	SOT1048-1

[1] F = –40 °C to +85 °C temperature range. Note that Revision “A” parts with and without the /01 suffix are identical. For example, LPC3220FET296 Revision “A” is identical to LPC3220FET296/01 Revision “A”.

[2] Available starting with Revision “A”.

### 4.1 Ordering options

**Table 2.** Part options

Type number	SRAM (kB)	10/100 Ethernet	LCD controller	Temperature range (°C)	Package
LPC3220FET296/01	128	0	0	–40 to +85	TFBGA296
LPC3230FET296/01	256	0	1	–40 to +85	TFBGA296
LPC3240FET296/01	256	1	0	–40 to +85	TFBGA296
LPC3250FET296/01	256	1	1	–40 to +85	TFBGA296

**Table 4.** Pin description ...continued

Symbol	Pin	Power supply domain	Type	Description
GPO_22/ U7_HRTS/ LCDVD[14]	E10	VDD_IOD	O	General purpose output 22
			O	HS UART 7 RTS out
			O	LCD data bit 14 (LPC3230 and LPC3250 only)
GPO_23/ U2_HRTS/ U3_RTS	M16	VDD_IOA	O	General purpose output 23
			O	HS UART 2 RTS out
			O	UART 3 RTS out
HIGHCORE/ LCDVD[17]	H16	VDD_IOD	O	Core voltage control out
			O	LCD data bit 17 (LPC3230 and LPC3250 only)
I2C1_SCL	A5	VDD_IOB	I/O T	I <sup>2</sup> C1 serial clock input/output
I2C1_SDA	B6	VDD_IOB	I/O T	I <sup>2</sup> C1 serial data input/output
I2C2_SCL	A3	VDD_IOC	I/O T	I <sup>2</sup> C2 serial clock input/output
I2C2_SDA	E4	VDD_IOC	I/O T	I <sup>2</sup> C2 serial data input/output
I2S1TX_CLK/ MAT3[0]	A4	VDD_IOB	I/O	I <sup>2</sup> S1 transmit clock
			O	Timer 3 match output 0
I2S1TX_SDA/ MAT3[1]	E7	VDD_IOB	I/O	I <sup>2</sup> S1 transmit data
			O	Timer 3 match output 1
I2S1TX_WS/ CAP3[0]	B4	VDD_IOB	I/O	I <sup>2</sup> S1 transmit word select
			I/O	Timer 3 capture input 0
JTAG_NTRST	H17	VDD_IOD	I: PU	JTAG1 reset input. Must be LOW during power-on reset. See <a href="#">Section 12.1 “Connecting the JTAG_NTRST pin”</a> .
JTAG_RTCK	H18	VDD_IOD	O	JTAG1 return clock out
JTAG_TCK	H14	VDD_IOD	I	JTAG1 clock input
JTAG_TDI	J16	VDD_IOD	I: PU	JTAG1 data input
JTAG_TDO	J15	VDD_IOD	O	JTAG1 data out
JTAG_TMS	G18	VDD_IOD	I: PU	JTAG1 test mode select input
KEY_COL0/ ENET_TX_CLK	F15	VDD_IOD	I	Keyscan column 0 input
			I	Ethernet transmit clock (LPC3240 and LPC3250 only)
KEY_COL1/ ENET_RX_CLK/ ENET_REF_CLK	E16	VDD_IOD	I	Keyscan column 1 input
			I	Ethernet receive clock (MII mode, LPC3240 and LPC3250 only)
			I	Ethernet reference clock (RMII mode, LPC3240 and LPC3250 only)
KEY_COL2/ ENET_RX_ER	D17	VDD_IOD	I	Keyscan column 2 input
			I	Ethernet receive error input (LPC3240 and LPC3250 only)
KEY_COL3/ ENET_CRS	D18	VDD_IOD	I	Keyscan column 3 input
			I	Ethernet carrier sense input (LPC3240 and LPC3250 only)

### 7.2.1 APB

Many peripheral functions are accessed by on-chip APBs that are attached to the higher speed AHB. The APB performs reads and writes to peripheral registers in three peripheral clocks.

### 7.2.2 FAB

Some peripherals are placed on a special bus called FAB that allows faster CPU access to those peripheral functions. A write access to FAB peripherals takes a single AHB clock and a read access to FAB peripherals takes two AHB clocks.

## 7.3 Physical memory map

The physical memory map incorporates several distinct regions, as shown in Figure 3. When an application is running, the CPU interrupt vectors are re-mapped to allow them to reside in on-chip SRAM (IRAM).

packet filtering and wake-up on LAN activity. Automatic frame transmission and reception with scatter-gather DMA off-loads many operations from the CPU. The Ethernet DMA can access off-chip memory via the EMC, as well as the IRAM. The Ethernet block interfaces between an off-chip Ethernet PHY using the Media Independent Interface (MII) or Reduced MII (RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial bus.

#### 7.6.2.1 Features

- Ethernet standards support:
  - Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, 100 Base-FX, and 100 Base-T4.
  - Fully compliant with IEEE standard 802.3.
  - Fully compliant with 802.3x Full Duplex Flow Control and Half Duplex back pressure.
  - Flexible transmit and receive frame options.
  - Virtual Local Area Network (VLAN) frame support.
- Memory management:
  - Independent transmit and receive buffers memory mapped to SRAM.
  - DMA managers with scatter/gather DMA and arrays of frame descriptors.
  - Memory traffic optimized by buffering and pre-fetching.
- Enhanced Ethernet features:
  - Receive filtering.
  - Multicast and broadcast frame support for both transmit and receive.
  - Optional automatic Frame Check Sequence (FCS) insertion with Circular Redundancy Check (CRC) for transmit.
  - Selectable automatic transmit frame padding.
  - Over-length frame support for both transmit and receive allows any length frames.
  - Promiscuous receive mode.
  - Automatic collision back-off and frame retransmission.
  - Includes power management by clock switching. Wake-on-LAN power management support allows system wake-up using the receive filters or a magic frame detection filter.
- Physical interface
  - Attachment of external PHY chip through standard MII or RMII interface.
  - PHY register access is available via the MIIM interface.

#### 7.6.3 USB interface

The LPC3220/30/40/50 supports USB in either device, host, or OTG configuration.

##### 7.6.3.1 USB device controller

The USB device controller enables 12 Mbit/s data exchange with a USB host controller. It consists of register interface, serial interface engine, endpoint buffer memory and DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate end point buffer memory. The status of a completed USB transfer or error

Two 32-bit match registers are readable and writable by the processor. A match will result in an interrupt provided that the interrupt is enabled. The ONSW output pin can also be triggered by a match event and cause an external power supply to turn on all of the operating voltages, as a way to startup after power has been removed.

The RTC block is implemented in a separate voltage domain. The block is supplied via a separate supply pin from a battery or other power source.

The RTC block also contains 32 words (128 bytes) of very low voltage SRAM. This SRAM is able to hold its contents down to the minimum RTC operating voltage.

#### 7.9.4.1 Features

- Measures the passage of time in seconds.
- 32-bit up and down seconds counters.
- Ultra-low power design to support battery powered systems.
- Dedicated 32 kHz oscillator.
- An output pin is included to assist in waking up when the chip has had power removed to all functions except the RTC.
- Two 32-bit match registers with interrupt option.
- 32 words (128 bytes) of very low voltage SRAM.
- The RTC and battery RAM power have an independent power domain and dedicated supply pins, which can be powered from a battery or power supply.

**Remark:** The LPC3220/30/40/50 will run at voltages down to 0.9 V at frequencies below 14 MHz. However, the ARM core cannot access the RTC registers and battery RAM when the core supply voltage is at 0.9 V and the RTC supply is at 1.2 V.

#### 7.9.5 Enhanced 32-bit timers/external event counters

The LPC3220/30/40/50 includes six 32-bit Timer/Counters. The Timer/Counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. The Timer/Counter also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### 7.9.5.1 Features

- A 32-bit Timer/Counter with a programmable 32-bit pre-scaler.
- Counter or Timer operation.
- Up to four 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - continuous operation with optional interrupt generation on match
  - stop timer on match with optional interrupt generation
  - reset timer on match with optional interrupt generation
- Up to four external outputs corresponding to match registers, with the following capabilities:

## 10. Static characteristics

**Table 8. Static characteristics** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$V_{DD(1V2)}$	supply voltage (1.2 V)	core supply voltage for full performance; 266 MHz (see Figure 4); VDD_CORE supply domain	[2]	1.31	1.35	1.39	V
		core supply voltage for normal performance; 208 MHz (see Figure 4); VDD_CORE supply domain	[2]	1.1	1.2	1.39	V
		core supply voltage for reduced power; up to 14 MHz CPU; VDD_CORE supply domain	[2]	0.9	-	1.39	V
		RTC supply voltage; VDD_RTC supply domain	[3]	0.9	-	1.39	V
		PLL and oscillator supply voltage	[4]	1.1	1.2	1.39	V
$V_{DD(EMC)}$	external memory controller supply voltage	in 1.8 V range	[5]	1.7	1.8	1.95	V
		in 2.5 V range	[6]	2.3	2.5	2.7	V
		in 3.3 V range	[7]	2.7	3.3	3.6	V
$V_{DD(IO)}$	input/output supply voltage	VDD_IOA, VDD_IOB, and VDD_IOD supply domain in 1.8 V range		1.7	1.8	1.95	V
		in 3.3 V range		2.7	3.3	3.6	V
		VDD_IOC supply domain in 1.8 V range		1.7	1.8	1.95	V
		in 3.3 V range		2.3	3.3	3.6	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	applies to pins in VDD_AD power domain		2.7	3.3	3.6	V

**Table 8. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$I_{DD(RTC)}$	RTC supply current	normal operation; $V_{DD\_RTC} =$ $V_{DD\_RTCCORE} =$ $V_{DD\_RTCOSC} = 1.2\text{ V}$ ; $T_{amb} = 25^{\circ}\text{C}$	[8]	-	13	-	$\mu\text{A}$
		RTC back up operation; Rev “-” silicon	[9]	-	30	-	$\mu\text{A}$
	Rev “A” silicon	[9]	-	4	-	-	
$I_{DD}$	supply current	for HCLK; PLL output frequency = 266 MHz; $V_{DD\_PLLHCLK} = 1.2\text{ V}$		-	2	-	$\text{mA}$
		for USB; $V_{DD\_PLLUSB} = 1.2\text{ V}$		-	2	-	$\text{mA}$
		for ADC; interrupt driven loop converting ADIN[2:0]; $V_{DD\_AD} = 3.3\text{ V}$		-	< 1	-	$\text{mA}$

**Input pins and I/O pins configured as input**

$V_I$	input voltage		[10][12]	0	-	$V_{DD(\text{IO})}$	V
$V_{IH}$	HIGH-level input voltage	1.8 V inputs		$0.7 \times V_{DD(\text{IO})}$	-	-	V
		3.3 V inputs		$0.7 \times V_{DD(\text{IO})}$	-	-	V
$V_{IL}$	LOW-level input voltage	1.8 V inputs		-	-	$0.3 \times V_{DD(\text{IO})}$	V
		3.3 V inputs		-	-	$0.3 \times V_{DD(\text{IO})}$	V
$V_{hys}$	hysteresis voltage	1.8 V inputs		$0.1 \times V_{DD(\text{IO})}$	-	-	V
		3.3 V inputs		$0.1 \times V_{DD(\text{IO})}$	-	-	V
$I_{IL}$	LOW-level input current	$V_I = 0\text{ V}$ ; no pull-up		-	-	1	$\mu\text{A}$
$I_{IH}$	HIGH-level input current	$V_I = V_{DD(\text{IO})}$ ; no pull-down	[10]	-	-	1	$\mu\text{A}$
$I_{latch}$	I/O latch-up current	$-(1.5V_{DD(\text{IO})}) < V_I < (1.5V_{DD(\text{IO})})$	[10]	-	-	100	$\text{mA}$
$I_{pu}$	pull-up current	1.8 V inputs with pull-up; $V_I = 0\text{ V}$		6	12	22	$\mu\text{A}$
		3.3 V inputs with pull-up; $V_I = 0\text{ V}$		25	50	80	$\mu\text{A}$
$I_{pd}$	pull-down current	1.8 V inputs with pull-down; $V_I = V_{DD(\text{IO})}$		5	12	22	$\mu\text{A}$
		3.3 V inputs with pull-down; $V_I = V_{DD(\text{IO})}$		25	50	85	$\mu\text{A}$
$I_I$	input current	bus keeper inputs; $V_I = V_{DD}$		-	-	1	$\mu\text{A}$
		$V_I = 0.67 \times V_{DD}$		-	-	55	$\mu\text{A}$
		$V_I = 0.33 \times V_{DD}$		-	-	60	$\mu\text{A}$
		$V_I = 0\text{ V}$		-	-	1	$\mu\text{A}$
$C_i$	input capacitance	Excluding bonding pad capacitance		-	-	3.3	pF

**Table 8. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
<b>Output pins and I/O pins configured as output</b>							
$V_O$	output voltage		[10][11] [12][13]	0	-	$V_{DD(\text{IO})}$	V
$V_{OH}$	HIGH-level output voltage	1.8 V outputs; $I_{OH} = -1 \text{ mA}$	[14]	$V_{DD(\text{IO})} - 0.4$	-	-	V
		3.3 V outputs; $I_{OH} = -4 \text{ mA}$	[14]	$V_{DD(\text{IO})} - 0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	1.8 V outputs; $I_{OL} = 4 \text{ mA}$	[14]	-	-	0.4	V
		3.3 V outputs; $I_{OL} = 4 \text{ mA}$	[14]	-	-	0.4	V
$I_{OH}$	HIGH-level output current	$V_{DD(\text{IO})} = 1.8 \text{ V}$ ; $V_{OH} = V_{DD(\text{IO})} - 0.4 \text{ V}$	[10][14]	-3.3	-	-	mA
		$V_{DD(\text{IO})} = 3.3 \text{ V}$ ; $V_{OH} = V_{DD(\text{IO})} - 0.4 \text{ V}$		-6.5	-	-	mA
$I_{OL}$	LOW-level output current	$V_{DD(\text{IO})} = 1.8 \text{ V}$ ; $V_{OL} = 0.4 \text{ V}$	[10][14]	1.5	-	-	mA
		$V_{DD(\text{IO})} = 3.3 \text{ V}$ ; $V_{OL} = 0.4 \text{ V}$		3	-	-	mA
$I_{OZ}$	OFF-state output current	$V_O = 0 \text{ V}$ ; $V_O = V_{DD(\text{IO})}$ ; no pull-up/down	[10]	-	-	1	$\mu\text{A}$
$I_{OHS}$	HIGH-level short-circuit output current	$V_{DD(\text{IO})} = 1.8 \text{ V}$ ; $V_{OH} = 0 \text{ V}$	[15]	-	-	66	mA
		$V_{DD(\text{IO})} = 3.3 \text{ V}$ ; $V_{OH} = 0 \text{ V}$		-	-	183	mA
$I_{OLS}$	LOW-level short-circuit output current	$V_{DD(\text{IO})} = 1.8 \text{ V}$ ; $V_{OL} = V_{DD(\text{IO})}$	[10][15]	-	-	34	mA
		$V_{DD(\text{IO})} = 3.3 \text{ V}$ ; $V_{OL} = V_{DD(\text{IO})}$		-	-	105	mA
$Z_o$	output impedance	$V_{DD(\text{IO})} = 1.8 \text{ V}$		40	-	60	$\Omega$
		$V_{DD(\text{IO})} = 3.3 \text{ V}$		40	-	60	$\Omega$
<b>EMC pins</b>							
$V_I$	input voltage		[12]	0	-	$V_{DD(\text{EMC})}$	V
$V_{IH}$	HIGH-level input voltage	1.8 V inputs		$0.7 \times V_{DD(\text{EMC})}$	-	-	V
		3.3 V inputs		$0.7 \times V_{DD(\text{EMC})}$	-	-	V
$V_{IL}$	LOW-level input voltage	1.8 V inputs		-	-	$0.3 \times V_{DD(\text{EMC})}$	V
		3.3 V inputs		-	-	$0.3 \times V_{DD(\text{EMC})}$	V
$V_{hys}$	hysteresis voltage	1.8 V inputs		0.4	-	0.6	V
		3.3 V inputs		0.55	-	0.85	V
$I_{IL}$	LOW-level input current	$V_I = 0 \text{ V}$ ; no pull-up		-	-	0.3	$\mu\text{A}$
$I_{IH}$	HIGH-level input current	$V_I = V_{DD(\text{EMC})}$ ; no pull-down		-	-	0.3	$\mu\text{A}$
$I_{latch}$	I/O latch-up current	$-(1.5V_{DD(\text{EMC})}) < V_I < (1.5V_{DD(\text{EMC})})$		-	-	100	mA
$I_{pu}$	pull-up current	1.8 V inputs with pull-up; $V_I = 0$		34	62	107	$\mu\text{A}$
		3.3 V inputs with pull-up; $V_I = 0$		97	169	271	$\mu\text{A}$

**Table 8. Static characteristics ...continued** $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$C_i$	input capacitance	Excluding bonding pad capacitance		-	-	1.6	pF
$V_{OL}$	LOW-level output voltage	1.8 V outputs; $I_{OL} = 4 \text{ mA}$	[14]	-	-	0.4	V
		3.3 V outputs; $I_{OL} = 4 \text{ mA}$	[14]	-	-	0.4	V
$I_{OL}$	LOW-level output current	$V_{DD(\text{IO})} = 1.8 \text{ V}$ ; $V_{OL} = 0.4 \text{ V}$	[10][14]	3	-	-	mA
		$V_{DD(\text{IO})} = 3.3 \text{ V}$ ; $V_{OL} = 0.4 \text{ V}$		3	-	-	mA
$I_{OZ}$	OFF-state output current	$V_O = 0 \text{ V}$ ; $V_O = V_{DD(\text{IO})}$ ; no pull-up/down	[10]	-	-	10	$\mu\text{A}$
$I_{OLS}$	LOW-level short-circuit output current	$V_{DD(\text{IO})} = 1.8 \text{ V}$ ; $V_{OL} = V_{DD(\text{IO})}$	[10][15]	-	-	40	mA
		$V_{DD(\text{IO})} = 3.3 \text{ V}$ ; $V_{OL} = V_{DD(\text{IO})}$		-	-	40	mA
<b>ONSW pin</b>							
$V_O$	output voltage		[10][11] [12][13]	0	-	$V_{DD(1V2)}$	V
$V_{OH}$	HIGH-level output voltage	1.2 V outputs; $I_{OH} = -1 \text{ mA}$	[14]	$V_{DD(1V2)} - 0.4$	-	-	V
$V_{OL}$	LOW-level output voltage	1.2 V outputs; $I_{OL} = 4 \text{ mA}$	[14]	-	-	0.4	V
$I_{OH}$	HIGH-level output current	$V_{OH} = V_{DD(1V2)} - 0.4 \text{ V}$	[10][14]	-4	-	-	mA
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4 \text{ V}$	[10][14]	3	-	-	mA
$I_{OZ}$	OFF-state output current	$V_O = 0 \text{ V}$ ; $V_O = V_{DD(1V2)}$ ; no pull-up/down	[10]	-	-	1.5	$\mu\text{A}$
$I_{OHS}$	HIGH-level short-circuit output current	$V_{DD(1V2)} = 1.8 \text{ V}$ ; $V_{OH} = 0 \text{ V}$	[15]	-	-	-135	mA
$I_{OLS}$	LOW-level short-circuit output current	$V_{OL} = V_{DD(1V2)}$	[10][15]	-	-	135	mA
$Z_o$	output impedance	$V_{DD(1V2)} = 1.2 \text{ V}$		40	-	60	$\Omega$
<b>Oscillator input/output pins</b>							
$V_{i(\text{xtal})}$	crystal input voltage	on pins RTCX_IN and SYSX_IN		-0.5	-	+1.3	V
$V_{o(\text{xtal})}$	crystal output voltage	on pins RTCX_OUT and SYSX_OUT		-0.5	-	+1.3	V
<b>RESET pin</b>							
$V_I$	input voltage		[10] [12]	0	-	1.95	V
$V_{IH}$	HIGH-level input voltage	1.2 V inputs		$0.7 \times V_{DD(1V2)}$	-	-	V
$V_{IL}$	LOW-level input voltage	1.2 V inputs		-	-	$0.3 \times V_{DD(1V2)}$	V
$I_{IL}$	LOW-level input current	$V_I = 0 \text{ V}$ ; no pull-up		-	-	1	$\mu\text{A}$

#### 10.4 Power consumption in Run mode

Power consumption is shown in Figure 5 for WinCE applications running under typical conditions from SDRAM. MMU and I-cache/D-cache are enabled. The VFP is turned on but not used. I<sup>2</sup>S-interface (channel 1), LCD, SLC NAND controller, I<sup>2</sup>C1-bus, SD card, touchscreen ADC, and UART 3 are turned on. All other peripherals are turned off.

The AHB clock HCLK is identical to the core clock for frequencies up to 133 MHz, which is the maximum allowed HCLK frequency. For higher core frequencies, the HCLK PLL output must be divided by 2 to obtain an HCLK frequency lower than or equal to 133 MHz resulting in correspondingly lower power consumption by the AHB peripherals.





Fig 5. Core current versus core frequency for WinCE applications



- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error ( $E_D$ ).
- (4) Integral non-linearity ( $E_{L(\text{adj})}$ ).
- (5) Center of a step of the actual transfer curve.


**Fig 6. ADC characteristics**


**Table 12. Dynamic characteristics: static external memory interface ...continued** $C_L = 25 \text{ pF}$ ,  $T_{amb} = 20^\circ\text{C}$ ,  $V_{DD(EMC)} = 1.8 \text{ V}, 2.5 \text{ V}, \text{ or } 3.3 \text{ V}$ .

Symbol	Parameter	Notes	Min	Typ	Max	Unit
$t_{WELWEH}$	WE LOW to WE HIGH time	[4][5]	-	$(WAITWR - WAITWEN + 1) \times T_{CLCL}$	-	ns
$t_{BLSLBLSH}$	BLS LOW to BLS HIGH time	[4][5]	-	$(WAITWR - WAITWEN + 1) \times T_{CLCL}$	-	ns
$t_{WEHANV}$	WE HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns
$t_{WEHDNV}$	WE HIGH to data invalid time		-	$1 \times T_{CLCL}$	-	ns
$t_{BLSHANV}$	BLS HIGH to address invalid time		-	$1 \times T_{CLCL}$	-	ns
$t_{BLSHDNV}$	BLS HIGH to data invalid time		-	$1 \times T_{CLCL}$	-	ns

[1]  $T_{CLCL} = 1/\text{HCLK}$ [2] Refer to the *LPC32x0 User manual* EMCStaticWaitOen0-3 register for the programming of WAITOEN value.[3] Refer to the *LPC32x0 User manual* EMCStaticWaitRd0-3 register for the programming of WAITRD value.[4] Refer to the *LPC32x0 User manual* EMCStaticWaitWen0-3 register for the programming of WAITWEN value.[5] Refer to the *LPC32x0 User manual* EMCStaticWaitWr0-3 register for the programming of WAITWR value.

[6] Earliest of CS HIGH, OE HIGH, address change to data invalid.

**Fig 7. External memory read access**



### 11.3 SDR SDRAM Controller

**Table 13. EMC SDR SDRAM memory interface dynamic characteristics**

$C_L = 25 \text{ pF}$ ,  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise specified.<sup>[1][3]</sup>

Symbol	Parameter	Min	Typical <sup>[2]</sup>	Max	Unit
$f_{oper}$	operating frequency	[4]	104	133	MHz
$t_{CK}$	clock cycle time		7.5	9.6	-
$t_{CL}$	CK LOW-level width		-	4.8	-
$t_{CH}$	CK HIGH-level width		-	4.8	-
$t_{d(V)ctrl}$	control valid delay time	[5][6]	-	(CMD_DLY $\times$ 0.25) + 2.7	ns
$t_{h(ctrl)}$	control hold time	[5][6]		(CMD_DLY $\times$ 0.25) + 1.2	-
$t_{d(AV)}$	address valid delay time	[6]	-	(CMD_DLY $\times$ 0.25) + 3.2	ns
$t_{h(A)}$	address hold time	[6]		(CMD_DLY $\times$ 0.25) + 1.2	-
$t_{d(QV)}$	data output valid delay time	[6]	-	(CMD_DLY $\times$ 0.25) + 3.5	ns
$t_{h(Q)}$	data output hold time	[6]		(CMD_DLY $\times$ 0.25) + 1.2	-
$t_{su(D)}$	data input set-up time		-	0.6	-
$t_{h(D)}$	data input hold time		-	0.9	-
$t_{QZ}$	data output high-impedance time		-	< $t_{CK}$	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical values valid for EMC pads set to fast slew rate: VDD\_EMC = 1.8 V, VDD\_CORE = 1.2 V or slower slew rate: VDD\_EMC = 3.3 V, VDD\_CORE = 1.2 V (see SDRAMCLK\_CTRL register in the *LPC32x0 User manual*).

[3] All min or max values valid for EMC pads set to fast slew rate: VDD\_EMC = 1.8 V, VDD\_CORE = 1.2 V or slower slew rate: VDD\_EMC = 3.3 V, VDD\_CORE = 1.2 V.

[4]  $f_{oper} = 1/t_{CK}$ .

[5] Applies to signals: EMC\_DQM[3:0], EMC\_DYCS[1:0], EMC\_RAS, EMC\_CAS, EMC\_WR, EMC\_CKE[1:0].

[6] CMD\_DLY = COMMAND\_DELAY bit field in SDRAMCLK\_CTRL[18:14] register, see *External Memory Controller (EMC) chapter* in *LPC32x0 User manual*.




Fig 9. SDR SDRAM signal timing

## 11.4 DDR SDRAM controller

**Table 14. EMC DDR SDRAM memory interface dynamic characteristics<sup>[1]</sup>**

$C_L = 25 \text{ pF}$ ,  $T_{amb} = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typical	Max	Unit
$f_{oper}$	operating frequency			-	104	133	MHz
$t_{CK}$	clock cycle time			7.5	9.6	-	ns
$t_{CL}$	CK LOW-level width			-	$0.5 \times t_{CK}$	-	ns
$t_{CH}$	CK HIGH-level width			-	$0.5 \times t_{CK}$	-	ns
$t_{d(V)ctrl}$	control valid delay time		[2][3]	-	$(CMD\_DLY \times 0.25) + 1.5$	-	ns
$t_{h(ctrl)}$	control hold time		[2][3]	-	$(CMD\_DLY \times 0.25) - 1.5$	-	ns
$t_{d(AV)}$	address valid delay time		[2]	-	$(CMD\_DLY \times 0.25) + 1.5$	-	ns
$t_{h(A)}$	address hold time		[2]	-	$(CMD\_DLY \times 0.25) - 1.5$	-	ns
$t_{su(Q)}$	data output set-up time	EMC_D[31:0] and EMC_DQM[3:0] to EMC_DQS[1:0] out	[5]	$0.08 \times t_{CK}$	$0.15 \times t_{CK}$	$0.25 \times t_{CK}$	ns
$t_{h(Q)}$	data output hold time	EMC_D[31:0] and EMC_DQM[3:0] to EMC_DQS[1:0] out	[5]	$0.25 \times t_{CK}$	$0.35 \times t_{CK}$	$0.42 \times t_{CK}$	ns
$t_{DQSH}$	DQS HIGH time	for WRITE command		-	$0.5 \times t_{CK}$	-	ns
$t_{DQSL}$	DQS LOW time	for WRITE command		-	$0.5 \times t_{CK}$	-	ns
$t_{DQSS}$	WRITE command to first DQS latching transition time	for DQS out		-	$t_{CK} + 0.7$	-	ns
$t_{DSS}$	DQS falling edge to CK set-up time	for DQS in		-	$0.5 \times t_{CK}$	-	ns
$t_{DSH}$	DQS falling edge hold time from CK	for DQS in		-	$0.5 \times t_{CK}$	-	ns
$t_{d(DQS)}$	DQS delay time	for DQS in	[4]	-	DQS_DELAY	-	ns
$t_{su(D)}$	data input set-up time			-	0.3	-	ns
$t_{h(D)}$	data input hold time			-	0.5	-	ns


[1] All values valid for EMC pads set to fast slew rate at 1.8 V unless otherwise specified (see SDRAMCLK\_CTRL register in the *LPC32x0 User manual*).

[2]  $CMD\_DLY$  = COMMAND\_DELAY bit field in SDRAMCLK\_CTRL[18:14] register, see *External Memory Controller (EMC) chapter in LPC32x0 User manual*.


[3] Applies to signals EMC\_DQM[3:0], EMC\_DYCS[1:0], EMC\_RAS, EMC\_CAS, EMC\_WR, EMC\_CKE[1:0].

[4] DQS\_DELAY, see *LPC32x0 User manual*, *External Memory Controller Chapter*, *Section 8 DDR DQS delay calibration* for details on configuring this value.


[5] Test conditions for measurements:  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ; operating frequency range  $f_{oper} = 52 \text{ MHz}$  to  $133 \text{ MHz}$ ; EMC\_DQM[3:0] and EMC\_D[31:0] driving 2 inches of  $50 \Omega$  characteristic impedance trace with  $10 \text{ pF}$  capacitive load; no external source series termination resistors used. EMC pads set to fast slew rate at 1.8 V or 2.5 V (see SDRAMCLK\_CTRL register in the *LPC32x0 User manual*).



002aae436

**Fig 10. DDR control timing parameters**

002aae437

**Fig 11. DDR write timing parameters**

002aae438

- (1) The delay of the **EMC\_DQS[1:0]** signal is determined by the **DQS\_DELAY** settings. See *LPC32x0 User manual, External Memory Controller Chapter*, section *DDR DQS delay calibration* for details on configuring this value.

**Fig 12. DDR read timing parameters**

## 14. Abbreviations

**Table 20. Abbreviations**

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BSDL	Boundary Scan Description Language
CISC	Complex Instruction Set Computer
DDR SDRAM	Double Data Rate Synchronous Dynamic Random Access Memory
DMA	Direct Memory Access
DSP	Digital Signal Processing
ETM	Embedded Trace Macrocell
FAB	Fast Access Bus
FIFO	First In, First Out
FIQ	Fast Interrupt Request
GPIO	General Purpose Input/Output
I/O	Input/Output
IRQ	Interrupt Request
HS	High-Speed
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
MAC	Media Access Control
MIIM	Media Independent Interface Management
OHCI	Open Host Controller Interface
OTG	On-The-Go
PHY	Physical Layer
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RAM	Random Access Memory
RMII	Reduced Media Independent Interface
SE0	Single Ended Zero
SDR SDRAM	Single Data Rate Synchronous Dynamic Random Access Memory
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TFT	Thin Film Transistor
TTL	Transistor-Transistor Logic
STN	Super Twisted Nematic

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

## 18. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 19. Contents

---

<b>1</b>	<b>General description</b>	<b>1</b>	<b>7.7.4.1</b>	Clocking . . . . .	<b>35</b>
<b>2</b>	<b>Features and benefits</b>	<b>1</b>	<b>7.7.4.2</b>	Crystal oscillator . . . . .	<b>35</b>
<b>3</b>	<b>Applications</b>	<b>3</b>	<b>7.7.4.3</b>	PLLs . . . . .	<b>35</b>
<b>4</b>	<b>Ordering information</b>	<b>4</b>	<b>7.7.4.4</b>	Power control modes . . . . .	<b>36</b>
4.1	Ordering options . . . . .	4	<b>7.7.4.5</b>	Reset . . . . .	<b>36</b>
<b>5</b>	<b>Block diagram</b>	<b>5</b>	<b>7.8</b>	Communication peripheral interfaces . . . . .	<b>36</b>
<b>6</b>	<b>Pinning information</b>	<b>6</b>	<b>7.8.1</b>	UARTs . . . . .	<b>37</b>
6.1	Pinning . . . . .	6	<b>7.8.1.1</b>	Standard UARTs . . . . .	<b>37</b>
6.2	Pin description . . . . .	10	<b>7.8.1.2</b>	High-speed UARTs . . . . .	<b>37</b>
<b>7</b>	<b>Functional description</b>	<b>24</b>	<b>7.8.2</b>	SPI serial I/O controller . . . . .	<b>37</b>
7.1	CPU and subsystems . . . . .	24	<b>7.8.2.1</b>	Features . . . . .	<b>38</b>
7.1.1	CPU . . . . .	24	<b>7.8.3</b>	SSP serial I/O controller . . . . .	<b>38</b>
7.1.2	Vector Floating Point (VFP) coprocessor . . . . .	24	<b>7.8.3.1</b>	Features . . . . .	<b>38</b>
7.1.3	Emulation and debugging . . . . .	24	<b>7.8.4</b>	I <sup>2</sup> C-bus serial I/O controller . . . . .	<b>38</b>
7.1.3.1	Embedded ICE . . . . .	24	<b>7.8.4.1</b>	Features . . . . .	<b>39</b>
7.1.3.2	Embedded trace buffer . . . . .	25	<b>7.8.5</b>	I <sup>2</sup> S-bus audio controller . . . . .	<b>39</b>
7.2	AHB matrix . . . . .	25	<b>7.8.5.1</b>	Features . . . . .	<b>39</b>
7.2.1	APB . . . . .	26	<b>7.9</b>	Other peripherals . . . . .	<b>40</b>
7.2.2	FAB . . . . .	26	<b>7.9.1</b>	General purpose parallel I/O . . . . .	<b>40</b>
7.3	Physical memory map . . . . .	26	<b>7.9.1.1</b>	Features . . . . .	<b>40</b>
7.4	Internal memory . . . . .	28	<b>7.9.2</b>	Keyboard scanner . . . . .	<b>41</b>
7.4.1	On-chip ROM . . . . .	28	<b>7.9.2.1</b>	Features . . . . .	<b>41</b>
7.4.2	On-chip SRAM . . . . .	28	<b>7.9.3</b>	Touch screen controller and 10-bit ADC . . . . .	<b>41</b>
7.5	External memory interfaces . . . . .	28	<b>7.9.3.1</b>	Features . . . . .	<b>41</b>
7.5.1	NAND flash controllers . . . . .	28	<b>7.9.4</b>	Real-Time Clock (RTC) and battery RAM . . . . .	<b>41</b>
7.5.1.1	Multi-Level Cell (MLC) NAND flash controller . . . . .	28	<b>7.9.4.1</b>	Features . . . . .	<b>42</b>
7.5.1.2	Single-Level Cell (SLC) NAND flash controller . . . . .	29	<b>7.9.5</b>	Enhanced 32-bit timers/external event counters . . . . .	<b>42</b>
7.5.2	SD card controller . . . . .	29	<b>7.9.5.1</b>	Features . . . . .	<b>42</b>
7.5.2.1	Features . . . . .	29	<b>7.9.6</b>	High-speed timer . . . . .	<b>43</b>
7.5.3	External memory controller . . . . .	29	<b>7.9.6.1</b>	Features . . . . .	<b>43</b>
7.6	AHB master peripherals . . . . .	30	<b>7.9.7</b>	Pulse Width Modulators (PWMs) . . . . .	<b>43</b>
7.6.1	General Purpose DMA (GPDMA) controller . . . . .	30	<b>7.9.7.1</b>	Features . . . . .	<b>43</b>
7.6.2	Ethernet MAC . . . . .	30	<b>7.9.8</b>	Motor control pulse width modulator . . . . .	<b>43</b>
7.6.2.1	Features . . . . .	31	<b>7.9.8.1</b>	Features . . . . .	<b>43</b>
7.6.3	USB interface . . . . .	31	<b>8</b>	<b>Basic architecture</b> . . . . .	<b>44</b>
7.6.3.1	USB device controller . . . . .	31	<b>9</b>	<b>Limiting values</b> . . . . .	<b>45</b>
7.6.3.2	USB host controller . . . . .	32	<b>10</b>	<b>Static characteristics</b> . . . . .	<b>46</b>
7.6.3.3	USB OTG controller . . . . .	32	10.1	Minimum core voltage requirements . . . . .	<b>53</b>
7.6.4	LCD controller . . . . .	33	10.2	Power supply sequencing . . . . .	<b>53</b>
7.6.4.1	Features . . . . .	33	10.3	Power consumption per peripheral . . . . .	<b>53</b>
7.7	System functions . . . . .	34	10.4	Power consumption in Run mode . . . . .	<b>54</b>
7.7.1	Interrupt controller . . . . .	34	10.5	ADC static characteristics . . . . .	<b>55</b>
7.7.2	Watchdog timer . . . . .	34	<b>11</b>	<b>Dynamic characteristics</b> . . . . .	<b>57</b>
7.7.2.1	Features . . . . .	34	11.1	Clocking and I/O port pins . . . . .	<b>57</b>
7.7.3	Millisecond timer . . . . .	34	11.2	Static memory controller . . . . .	<b>57</b>
7.7.3.1	Features . . . . .	34	11.3	SDR SDRAM Controller . . . . .	<b>60</b>
7.7.4	Clocking and power control features . . . . .	35			

**continued >>**

11.4	DDR SDRAM controller . . . . .	61
11.5	USB controller . . . . .	63
11.6	Secure Digital (SD) card interface . . . . .	63
11.7	MLC NAND flash memory controller. . . . .	64
11.8	SLC NAND flash memory controller. . . . .	65
11.9	SPI and SSP Controller . . . . .	69
11.9.1	SPI . . . . .	69
11.9.2	Timing diagrams for SPI and SSP (in SPI mode) . . . . .	70
<b>12</b>	<b>Application information.</b> . . . . .	<b>71</b>
12.1	Connecting the JTAG_NTRST pin . . . . .	71
<b>13</b>	<b>Package outline</b> . . . . .	<b>73</b>
<b>14</b>	<b>Abbreviations</b> . . . . .	<b>74</b>
<b>15</b>	<b>References</b> . . . . .	<b>75</b>
<b>16</b>	<b>Revision history</b> . . . . .	<b>76</b>
<b>17</b>	<b>Legal information</b> . . . . .	<b>77</b>
17.1	Data sheet status . . . . .	77
17.2	Definitions . . . . .	77
17.3	Disclaimers . . . . .	77
17.4	Trademarks. . . . .	78
<b>18</b>	<b>Contact information</b> . . . . .	<b>78</b>
<b>19</b>	<b>Contents</b> . . . . .	<b>79</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 24 June 2014

Document identifier: LPC3220\_30\_40\_50