



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 19x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf51ag128vlh">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf51ag128vlh</a>

- System Clock Sources
  - Oscillator (XOSC) — Loop-control pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) — Frequency-locked-loop (FLL) controlled by internal or external reference; trimmable internal reference allows 0.2% resolution and 2% deviation (1% across 0 to 70 °C)
- Peripherals
  - ADC — 24 analog inputs with 12 bits resolution; output formatted in 12-, 10- or 8-bit right-justified format; single or continuous conversion (automatic return to idle after single conversion); interrupt or DMA request when conversion complete; operation in low-power modes for lower noise operation; asynchronous clock source for lower noise operation; selectable asynchronous hardware conversion triggers from RTC, PDB, or iEvent; dual samples based on hardware triggers during ping-pong mode; on-chip temperature sensor
  - PDB — 16-bit of resolution with prescaler; seven possible trigger events input; positive transition of trigger event signal initiates the counter; support continuous trigger or single shot, bypass mode; supports two triggered delay outputs or ORed together; pulsed output could be used for HSCMP windowing signal
  - iEvent — User programmable combinational boolean output using the four selected iEvent input channels for use as interrupt requests, DMA transfer requests, or hardware triggers
  - FTM — Two 6-channel flexible timer/PWM modules with DMA request option; deadtime insertion is available for each complementary channel pair; channels operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs); 16-bit free-running counter; the load of the FTM registers which have write buffer can be synchronized; write protection for critical registers; backwards compatible with TPM
  - TPM — 16-bit free-running or modulo up/down count operation; two channels, each channel may be input capture, output compare, or edge-aligned PWM; one interrupt per channel plus terminal count interrupt
  - CRC — High speed hardware CRC generator circuit using 16-bit shift register; CRC16-CCITT compliancy with  $x^{16} + x^{12} + x^5 + 1$  polynomial; error detection for all single, double, odd, and most multi-bit errors; programmable initial seed value
  - HSCMP — Two analog comparators with selectable interrupt on rising edge, falling edge, or either edges of comparator output; the positive and negative inputs of the comparator are both driven from 4-to-1 muxes; programmable voltage reference from two internal DACs; support DMA transfer
  - IIC — Compatible with IIC bus standard and SMBus version 2 features; up to 100 kbps with maximum bus loading; multi-master operation; software programmable for one of 64 different serial clock frequencies; programmable slave address and glitch input filter; interrupt driven byte-by-byte data transfer; arbitration lost interrupt with automatic mode switching from master to slave; calling address identification interrupt; bus busy detection; broadcast and 10-bit address extension; address matching causes wake-up when MCU is in Stop3 mode; DMA support
  - SCI — Two serial communications interface modules with optional 13-bit break; full-duplex, standard non-return-to-zero (NRZ) format; double-buffered transmitter and receiver with separate enables; 13-bit baud rate selection with /32 fractional divide; interrupt-driven or polled operation; hardware parity generation and checking; programmable 8-bit or 9-bit character length; receiver wakeup by idle-line or address-mark; address match feature in receiver to reduce address-mark wakeup ISR overhead; 1/16 bit-time noise detection; DMA transmission for both transmit and receive
  - SPI — Two serial peripheral interfaces with full-duplex or single-wire bidirectional option; double-buffered transmitter and receiver; master or slave mode operation; selectable MSB-first or LSB-first shifting; 8-bit or 16-bit data modes; programmable transmit bit rate; receive data buffer hardware match feature; DMA transmission for transmit and receive
- Input/Output
  - Up to 69 GPIOs and one Input-only pin
  - Interrupt or DMA request with selectable polarity on all input pins
  - Programmable glitch filter, hysteresis and configurable pull up/down device on all input pins
  - Configurable slew rate and drive strength on all output pins
  - Independent pin value register to read logic level on digital pin
  - Up to 16 rapid general purpose I/O (RGPIO) pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

## 1.3 Features

Table 2 describes the functional units of the MCF51AG128 series.

**Table 2. MCF51AG128 Series Functional Units**

Functional Unit	Function
CF1Core (V1 ColdFire core)	Executes programs and interrupt handlers
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
VBUS (debug visibility bus)	Allows for real-time program traces (part of the V1 ColdFire core)
SIM (system integration module)	Controls resets and chip level interfaces between modules
Flash (flash memory)	Provides storage for program code, constants, and variables
RAM (random-access memory)	Provides storage for program variables
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds
VREG (voltage regulator)	Controls power management across the device
LVD (low-voltage detect)	Monitors internal and external supply voltage levels, and generates a reset or interrupt when the voltages are too low
CF1_INTC (interrupt controller)	Controls and prioritizes all device interrupts
ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution
FTM1, FTM2 (flexible timer/pulse-width modulators)	Provide a variety of timing-based features
TPM3 (timer/pulse-width modulator)	Provides a variety of timing-based features
CRC (cyclic redundancy check)	Accelerates computation of CRC values for ranges of memory
HSCMP1, HSCMP2 (analog comparators)	Compare two analog inputs
DAC1, DAC2 (digital-to-analog converter)	Provide programmable voltage reference for HSCMPx
IIC (inter-integrated circuit)	Supports standard IIC communications protocol
ICS (internal clock source)	Provides clocking options for the device, including a frequency-locked loop (FLL) for multiplying slower reference clock sources
OSC (crystal oscillator)	Allows a crystal or ceramic resonator to be used as the system clock source or reference clock for the FLL
SCI1, SCI2 (serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SPI1, SPI2 (8/16-bit serial peripheral interfaces)	Provide 8/16-bit 4-pin synchronous serial interface
DMA	Provides the means to directly transfer data between system memory and I/O peripherals
iEvent	Highly programmable module for creating combinational boolean outputs for use as interrupt requests, DMA transfer requests, or hardware triggers
EWM (External Watchdog Monitor)	Additional watchdog system to help reset external circuits

Table 2. MCF51AG128 Series Functional Units (continued)

Functional Unit	Function
WDOG (Watchdog timer)	keeps a watch on the system functioning and resets it in case of its failure
RTC (Real Time Counter)	Provides a constant time-base with optional interrupt

Table 3 shows the package pin assignments.

**Table 3. Pin Availability by Package Pin-Count**

Pin Number			Lowest <-- Priority --> Highest		
80	64	48	Port Pin	Alt 1	Alt 2
1	1	—	PTC0	SCL	
2	2	—	PTC1	SDA	
3	3	1	IRQ	TPMCLK <sup>1</sup>	
4	4	2	PTF0	RGPIO8	FTM1CH2
5	5	3	PTF1	RGPIO9	FTM1CH3
6	6	4	PTF2	RGPIO10	FTM1CH4
7	7	5	PTF3	RGPIO11	FTM1CH5
8	8	6	PTF4	RGPIO12	FTM2CH0
9	9	7	PTC6	FTM2FLT	
10	10	8	PTF7	RGPIO15	
11	11	9	PTF5	RGPIO13	FTM2CH1
12	12	10	PTF6	RGPIO14	FTM1FLT
13	—	—	PTJ0	PST0	
14	—	—	PTJ1	PST1	
15	—	—	PTJ2	PST2	
16	—	—	PTJ3	PST3	
17	13	11	PTE0	RGPIO0	TxD1
18	14	12	PTE1	RGPIO1	RxD1
19	15	13	PTE2	RGPIO2	FTM1CH0
20	16	—	PTE3	RGPIO3	FTM1CH1
21	17	14	PTE4	RGPIO4	SS1
22	18	15	PTE5	RGPIO5	MISO1
23	19	16	PTE6	RGPIO6	MOSI1
24	20	17	PTE7	RGPIO7	SPSCK1
25	—	—	PTJ4	DDATA0	FTM2CH5
26	—	—	PTJ5	DDATA1	FTM2CH4
27	21	18	PTJ6	DDATA2	FTM2CH3
28	22	19	PTJ7	DDATA3	FTM2CH2
29	23	20	PTG0	PSTCLK0	TPM3CH0
30	24	21	V <sub>SS</sub>		
31	25	22	V <sub>DD</sub>		
32	—	—	PTG1	PSTCLK1	TPM3CH1
33	—	—	PTG2	BKPT	
34	26	23	PTA0	EWM_in	
35	27	24	PTA1	EWM_out	
36	28	—	PTA2	CIN1	
37	29	25	PTA3	CMP2OUT	
38	30	—	PTA4	C2IN2	
39	31	—	PTA5	C2IN3	
40	32	—	PTA6	MCLK	

Table 9. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
6	P	Input high voltage; all digital inputs	$V_{IH}$	$0.65 \times V_{DD}$	—	—	V
7	P	Input low voltage; all digital inputs	$V_{IL}$	—	—	$0.35 \times V_{DD}$	
8	D	Input hysteresis; all digital inputs	$V_{hys}$	$0.06 \times V_{DD}$	—	—	mV
9	P	Input leakage current; input only pins <sup>2</sup>	$I_{In}$	—	0.1	1	$\mu A$
10	P	High Impedance (off-state) leakage current <sup>2</sup>	$I_{OZ}$	—	0.1	1	$\mu A$
11	P	Internal pullup resistors <sup>3</sup> Internal pullup resistors PTC0 and PTC1	$R_{PU}$	20 10	45 22	65 32	$k\Omega$
12	P	Internal pulldown resistors <sup>4</sup>	$R_{PD}$	20	45	65	$k\Omega$
13	C	Input Capacitance; all non-supply pins	$C_{In}$	—	—	8	pF
14	P	POR rearm voltage	$V_{POR}$	0.9	1.4	2.0	V
15	D	POR rearm time	$t_{POR}$	10	—	—	$\mu s$
16	P	Low-voltage detection threshold — high range $V_{DD}$ falling $V_{DD}$ rising	$V_{LVD1}$	3.9 4.0	4.0 4.1	4.1 4.2	V
17	P	Low-voltage detection threshold — low range $V_{DD}$ falling $V_{DD}$ rising	$V_{LVD0}$	2.48 2.54	2.56 2.62	2.64 2.70	V
18	P	Low-voltage warning threshold — high range 1 $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW3}$	4.5 4.6	4.6 4.7	4.7 4.8	V
19	P	Low-voltage warning threshold — high range 0 $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW2}$	4.2 4.3	4.3 4.4	4.4 4.5	V
20	P	Low-voltage warning threshold low range 1 $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW1}$	2.84 2.90	2.92 2.98	3.00 3.06	V
21	P	Low-voltage warning threshold — low range 0 $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW0}$	2.66 2.72	2.74 2.80	2.82 2.88	V
22	T	Low-voltage inhibit reset/recover hysteresis 5 V 3 V	$V_{hys}$	— —	100 60	— —	mV
23	D	RAM retention voltage	$V_{RAM}$	—	0.6	1.0	V
24	D	DC injection current <sup>5 6 7 8</sup> (single pin limit) $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$	$I_{IC}$	0 0	— —	2 -0.2	$mA$
		DC injection current (Total MCU limit, includes sum of all stressed pins) $V_{IN} > V_{DD}$ $V_{IN} < V_{SS}$		0 0	— —	25 -5	$mA$




Figure 7. Typical  $I_{OL}$  vs.  $V_{OL}$  (Low Drive, PTxDSn = 0)




Figure 8. Typical  $I_{OL}$  vs.  $V_{OL}$  (High Drive, PTxDSn = 1)

## 2.6 Supply Current Characteristics

Table 10. Supply Current Characteristics

Num	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
1	C	Run supply current <sup>3</sup> measured at 4 MHz CPU clock (All Peripheral Clocks are ON)	R <sub>I</sub> DD	5	5.8	7	mA
				3	5.7	7	
2	C	Run supply current <sup>3</sup> measured at 16 MHz CPU clock (All Peripheral Clocks are ON)		5	21	25	mA
				3	20.9	25	
3	C	Run supply current <sup>3</sup> measured at 32 MHz CPU clock (All Peripheral Clocks are ON)		5	39.2	50	mA
				3	39.1	50	
4	P	Run supply current <sup>3</sup> measured at 50MHz CPU clock (All Peripheral Clocks are ON)		5	57.9	70	mA
				3	57.8	70	
5	C	Run supply current <sup>3</sup> measured at 4 MHz CPU clock (All Peripheral Clocks are OFF <sup>4</sup> )	R <sub>I</sub> DD	5	4.7	6	mA
				3	4.6	6	
6	C	Run supply current <sup>3</sup> measured at 16 MHz CPU clock (All Peripheral Clocks are OFF <sup>4</sup> )		5	16.1	20	mA
				3	15.9	20	
7	C	Run supply current <sup>3</sup> measured at 32 MHz CPU clock (All Peripheral Clocks are OFF <sup>4</sup> )		5	29	35	mA
				3	28.9	35	
8	C	Run supply current <sup>3</sup> measured at 50 MHz CPU clock (All Peripheral Clocks are OFF <sup>4</sup> )		5	44.1	50	mA
				3	44.0	50	
9	C	Wait supply current <sup>3</sup> measured at 4 MHz CPU clock	W <sub>I</sub> DD	5	3.2	5	mA
				3	3.2	5	
10	C	Wait supply current <sup>3</sup> measured at 16 MHz CPU clock		5	10.1	13	mA
				3	10	13	
11	C	Wait supply current <sup>3</sup> measured at 32 MHz CPU clock		5	19	25	mA
				3	18.8	25	
12	C	Wait supply current <sup>3</sup> measured at 50 MHz CPU clock		5	29.2	40	mA
				3	29	40	
13	C	Stop2 mode supply current	S <sub>I</sub> DD	5	1.17	3	μA
	P	−40 °C			1.35	3	
	C	25 °C			28.6	40	
	C	105 °C		3	1.0	3	μA
	C	−40 °C			1.34	3	
	P	25 °C			26.8	40	
	C	105 °C					



Table 10. Supply Current Characteristics

Num	C	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
14	C	Stop3 mode supply current –40 °C 25 °C 105 °C	S3I <sub>DD</sub>	5	1.2	3	μA
	P				1.7	3	
	C			3	43.3	60	
	C				1.04	3	μA
15	C	Stop4 mode supply current –40 °C 25 °C 105 °C	S4I <sub>DD</sub>	5	106	130	μA
	P				109	130	
	C			3	155	170	
	C				95	130	μA
16	C	RTC adder to stop2 or stop3 <sup>5</sup> , 25 °C	S23I <sub>DDRTC</sub>	5	300	—	nA
	P				300	—	
	C			3	300	—	nA
	C				300	—	
17	C	Adder to stop3 for oscillator enabled <sup>6</sup> (ERCLKEN = 1 and EREFSTEN = 1)	S3I <sub>DDOSC</sub>	5, 3	5	—	μA

<sup>1</sup> Typicals are measured at 25 °C.

<sup>2</sup> Values given here are preliminary estimates prior to completing characterization.

<sup>3</sup> Code run from flash, FEI mode, and does not include any dc loads on port pins. Bus CLK= (CPU CLK/2)

<sup>4</sup> GPIO filters are working on LPO clock.

<sup>5</sup> Most customers are expected to use auto-wakeup from stop2 or stop3 instead of the higher current wait mode.

<sup>6</sup> Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

Figure 9. Run Current at Different Conditions

## 2.7 High Speed Comparator (HSCMP) Electricals

Table 11. HSCMP Electrical Specifications

Num	C	Rating	Symbol	Min	Typical	Max	Unit
1	—	Supply voltage	$V_{DD}$	2.7	—	5.5	V
2	T	Supply current, high speed mode (EN = 1, PMODE = 1)	$I_{DDAHS}$	—	200	—	$\mu A$
3	T	Supply current, low speed mode (EN = 1, PMODE = 0)	$I_{DDALS}$	—	20	—	$\mu A$
4	—	Analog input voltage	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{DD}$	V
5	D	Analog input offset voltage	$V_{AIO}$	—	5	40	mV
6	D	Analog Comparator hysteresis	$V_H$	3.0	9.0	20.0	mV
7	D	Propagation delay, high speed mode (EN = 1, PMODE = 1)	$t_{DHS}$	—	70	120	ns
8	D	Propagation delay, low speed mode (EN = 1, PMODE = 0)	$t_{DLS}$	—	400	600	ns
9	D	Analog Comparator initialization delay	$t_{AINIT}$	—	400	—	ns

## 2.8 Digital to Analog (DAC) Characteristics

Num	C	Rating	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	$V_{DDA}$	2.7	—	5.5	V
2	D	Supply current (enabled)	$I_{DDAC}$	—	—	20	$\mu A$
3	D	Supply current (stand-by)	$I_{DDACS}$	—	—	150	nA
4	D	DAC reference input voltage	$V_{in1}, V_{in2}$	$V_{SSA}$	—	$V_{DDA}$	V
5	D	DAC setup delay	$t_{PRGST}$	—	1000	—	nS
6	D	DAC step size	$V_{step}$	$3V_{in}/128$	$V_{in}/32$	$5V_{in}/128$	V
7	D	DAC output voltage range	$V_{dacout}$	$V_{in}/32$	—	$V_{in}$	V
8	P	Bandgap voltage reference factory trimmed at $V_{DD} = 5$ V, Temp = 25 °C	$V_{BG}$	1.18	1.20	1.21	V

## 2.9 ADC Characteristics

Table 12. 5V 12-bit ADC Operating Conditions

Num	C	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
1	D	Supply voltage	Absolute	$V_{DDA}$	2.7	—	5.5	V	—
			Delta to $V_{DD}$ $(V_{DD} - V_{DDA})^2$	$\Delta V_{DDA}$	-100	0	100	mV	—
2	D	Ground voltage	Delta to $V_{SS}$ $(V_{SS} - V_{SSA})^2$	$\Delta V_{SSA}$	-100	0	100	mV	—




Figure 10. ADC Input Impedance Equivalency Diagram

Table 13. 5 V 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Num	C	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
1	T	Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1	—	$I_{DDAD}$	—	181	—	$\mu A$	—
2	T	Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1	—	$I_{DDAD}$	—	334	—	$\mu A$	—
3	T	Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1	—	$I_{DDAD}$	—	385	—	$\mu A$	—
4	D	Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1	—	$I_{DDAD}$	—	0.717	1	mA	—
5	T	Supply Current	Stop, Reset, Module Off	$I_{DDAD}$	—	0.065	1	$\mu A$	—

Table 13. 5 V 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Num	C	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
6	P	ADC Asynchronous Clock Source	High Speed (ADLPC = 0)	$f_{ADACK}$	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
			Low Power (ADLPC = 1)		1.25	2	3.3		
7	P	Conversion Time (Including sample time)	Short Sample (ADLSMP = 0)	$t_{ADC}$	—	20	—	ADCK cycles	See Table 10 for conversion time variances
			Long Sample (ADLSMP = 1)		—	40	—		
8	T	Sample Time	Short Sample (ADLSMP = 0)	$t_{ADS}$	—	3.5	—	ADCK cycles	
			Long Sample (ADLSMP = 1)		—	23.5	—		
9	T	Total Unadjusted Error	12 bit mode	$E_{TUE}$	—	$\pm 3.0$	—	LSB <sup>2</sup>	Includes quantization
	P		10 bit mode		—	$\pm 1$	$\pm 2.5$		
	T		8 bit mode		—	$\pm 0.5$	$\pm 1.0$		
10	T	Differential Non-Linearity	12 bit mode	DNL	—	$\pm 1.75$	—	LSB <sup>2</sup>	—
	P		10 bit mode <sup>3</sup>		—	$\pm 0.5$	$\pm 1.0$		
	T		8 bit mode <sup>5</sup>		—	$\pm 0.3$	$\pm 0.5$		
11	T	Integral Non-Linearity	12 bit mode	INL	—	$\pm 1.5$	—	LSB <sup>2</sup>	—
	P		10 bit mode		—	$\pm 0.5$	$\pm 1.0$		
	T		8 bit mode		—	$\pm 0.3$	$\pm 0.5$		
12	T	Zero-Scale Error	12 bit mode	$E_{ZS}$	—	$\pm 1.5$	—	LSB <sup>2</sup>	$V_{ADIN} = V_{SSAD}$
	P		10 bit mode		—	$\pm 0.5$	$\pm 1.5$		
	T		8 bit mode		—	$\pm 0.5$	$\pm 0.5$		
13	T	Full-Scale Error	12 bit mode	$E_{FS}$	—	$\pm 1$	—	LSB <sup>2</sup>	$V_{ADIN} = V_{DDAD}$
	P		10 bit mode		—	$\pm 0.5$	$\pm 1$		
	T		8 bit mode		—	$\pm 0.5$	$\pm 0.5$		
14	D	Quantization Error	12 bit mode	$E_Q$	—	–1 to 0	—	LSB <sup>2</sup>	—
			10 bit mode		—	—	$\pm 0.5$		
			8 bit mode		—	—	$\pm 0.5$		
15	D	Input Leakage Error	12 bit mode	$E_{IL}$	—	$\pm 1$	—	LSB <sup>2</sup>	Pad leakage <sup>4</sup> * $R_{AS}$
			10 bit mode		—	$\pm 0.2$	$\pm 2.5$		
			8 bit mode		—	$\pm 0.1$	$\pm 1$		

**Table 13. 5 V 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Num	C	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
16	D	Temp Sensor Voltage	25 °C	$V_{TEMP25}$	—	1.396	—	mV	—
17	D	Temp Sensor Slope	–40 °C — 25 °C	m	—	3.266	—	mV/°C	—
			25 °C — 85 °C		—	3.638	—		

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup>  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 2.10 External Oscillator (XOSC) Characteristics

**Table 14. Oscillator Electrical Specifications (Temperature Range = –40 to 105 °C Ambient)**

Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	$f_{lo}$	32	—	38.4	kHz
		High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	$f_{hi}$	1	—	16	MHz
		High range (RANGE = 1, HGO = 1) FBELP mode	$f_{hi-hgo}$	1	—	16	MHz
		High range (RANGE = 1, HGO = 0) FBELP mode	$f_{hi-lp}$	1	—	8	MHz
2	—	Load capacitors	$C_1$ $C_2$	See crystal or resonator manufacturer's recommendation.			
3	—	Feedback resistor	$R_F$		10 1	—	MΩ
4	—	Series resistor					
		Low range, low gain (RANGE = 0, HGO = 0)	$R_S$	—	0	—	kΩ
		Low range, high gain (RANGE = 0, HGO = 1)		—	100	—	
		High range, low gain (RANGE = 1, HGO = 0)		—	0	—	
		High range, high gain (RANGE = 1, HGO = 1)		—	0	0	
		≥ 8 MHz		—	0	10	
		4 MHz		—	0	20	
5	T	Crystal start-up time <sup>3</sup>					
		Low range, low gain (RANGE = 0, HGO = 0)	$t_{CSTL-LP}$	—	1500	—	ms
		Low range, high gain (RANGE = 0, HGO = 1)	$t_{CSTL-HGO}$	—	2000	—	
		High range, low gain (RANGE = 1, HGO = 0) <sup>4</sup>	$t_{CSTH-LP}$	—	3	—	
		High range, high gain (RANGE = 1, HGO = 1) <sup>3</sup>	$t_{CSTH-HGO}$	—	7	—	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
		FEE mode <sup>2</sup>	$f_{extal}$	0.03125	—	50.33	MHz
		FBE mode <sup>2</sup>		0	—	50.33	
		FBELP mode		0	—	50.33	

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

**Table 15. ICS Frequency Specifications (continued)(Temperature Range = –40 to 105 °C Ambient)**


Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
10	D	FLL acquisition time <sup>3</sup>	$t_{\text{fill\_acquire}}$	—	—	1	ms
11	D	Long term Jitter of DCO output clock (averaged over 2ms interval) <sup>4</sup>	$C_{\text{Jitter}}$	—	0.02	0.2	% $f_{\text{dco}}$
12	D	Loss of external clock minimum freq. (RANGE = 0) <ul style="list-style-type: none"> <li>ext. clock freq: above <math>(3/5)f_{\text{int}}</math>, never reset</li> <li>ext. clock freq: between <math>(2/5)f_{\text{int}}</math> and <math>(3/5)f_{\text{int}}</math>, maybe reset (phase dependency)</li> <li>ext. clock freq: below <math>(2/5)f_{\text{int}}</math>, always reset</li> </ul>	$f_{\text{loc\_low}}$	$(3/5) \times f_{\text{int}}$	—	—	kHz
13	D	Loss of external clock minimum freq. (RANGE = 1) <ul style="list-style-type: none"> <li>ext. clock freq: above <math>(16/5)f_{\text{int}}</math>, never reset</li> <li>ext. clock freq: between <math>(15/5)f_{\text{int}}</math> and <math>(16/5)f_{\text{int}}</math>, maybe reset (phase dependency)</li> <li>ext. clock freq: below <math>(15/5)f_{\text{int}}</math>, always reset</li> </ul>	$f_{\text{loc\_high}}$	$(16/5) \times f_{\text{int}}$	—	—	kHz

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.


<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{\text{BUS}}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry by  $V_{\text{DD}}$  and  $V_{\text{SS}}$  and variation in crystal oscillator frequency increase the  $C_{\text{Jitter}}$  percentage for a given interval.



NOTE:

1. Not defined but normally MSB of character just received

**Figure 17. SPI Slave Timing (CPHA = 0)**



NOTE:

1. Not defined but normally LSB of character just received

**Figure 18. SPI Slave Timing (CPHA = 1)**


## 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see *MCF51AG128 Reference Manual*.

### 3 Ordering Information

This section contains ordering information for MCF51AG128 devices.



**Table 20. Orderable Part Number Summary**

Freescal Part Number	Description	Flash / SRAM (KB)	Package	Temperature
MCF51AG128VLK	MCF51AG128 ColdFire Microcontroller	128 / 16	80 LQFP	-40°C to 105°C
MCF51AG128VLH	MCF51AG128 ColdFire Microcontroller	128 / 16	64 LQFP	-40°C to 105°C
MCF51AG128VQH	MCF51AG128 ColdFire Microcontroller	128 / 16	64 QFP	-40°C to 105°C
MCF51AG128VLF	MCF51AG128 ColdFire Microcontroller	128 / 16	48 LQFP	-40°C to 105°C
MCF51AG96VLK	MCF51AG96 ColdFire Microcontroller	96 / 16	80 LQFP	-40°C to 105°C
MCF51AG96VLH	MCF51AG96 ColdFire Microcontroller	96 / 16	64 LQFP	-40°C to 105°C
MCF51AG96VQH	MCF51AG96 ColdFire Microcontroller	96 / 16	64 QFP	-40°C to 105°C
MCF51AG96VLF	MCF51AG96 ColdFire Microcontroller	96 / 16	48 LQFP	-40°C to 105°C


### 4 Package Information


**Table 21. Package Descriptions**

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W
64	Quad Flat Package	QFP	QH	840B	98ASB42844B
48	Low Quad Flat Package	LQFP	LF	932	98ASH00962A




## 5.2 64-pin LQFP Package



 <small>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</small>	MECHANICAL OUTLINES DICTIONARY	DOCUMENT NO: 98ASS23234W	
		PAGE:	840F
	DO NOT SCALE THIS DRAWING	REV:	E
<p>NOTES:</p> <ol style="list-style-type: none"> <li>1. DIMENSIONS ARE IN MILLIMETERS.</li> <li>2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.</li> <li>3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.</li> <li>4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.</li> <li>5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.</li> <li>6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.</li> <li>7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.</li> <li>8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.</li> </ol>			
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE		CASE NUMBER: 840F-02	
		STANDARD: JEDEC MS-026 BCD	
		PACKAGE CODE: 8426	SHEET: 3

## 5.3 64-pin QFP Package



MCF51AG128 ColdFire Microcontroller, Rev. 5

## 6 Revision History

Table 22. Revision History

Rev. No.	Date	Description
1	11/2008	Initial Draft Release.
2	4/2009	Internal Release.
3	5/2009	Alpha Customer Release.
4	12/2009	<ul style="list-style-type: none"> <li>Added 48-pin LQFP information;</li> <li>Updated Section 2.5/17 and 2.6/21.</li> <li>Provided the supply current in Section 2.7/23, and setup delay in Section 2.8/23.</li> </ul>
5	6/2010	<ul style="list-style-type: none"> <li>Updated Table 10.</li> <li>Added Figure 9.</li> <li>Corrected pin names of PTG6 and PTG5 in 48-pin LQFP.</li> <li>Standardized Generation 2008 Watchdog to Watchdog.</li> <li>In Table 9, updated Output high/low voltage — Low Drive (PTxDSn = 0) 3 V, <math>I_{Load}</math> value.</li> </ul>

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.  
© Freescale Semiconductor, Inc. 2010. All rights reserved.

Document Number: MCF51AG128

Rev. 5

6/2010

**freescale**™  
semiconductor