

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SCI, SPI
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 19x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51ag128vqh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

System Clock Sources

- Oscillator (XOSC) Loop-control pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
- Internal Clock Source (ICS) Frequency-locked-loop (FLL) controlled by internal or external reference; trimmable internal reference allows 0.2% resolution and 2% deviation (1% across 0 to 70 °C)
- Peripherals
 - ADC 24 analog inputs with 12 bits resolution; output formatted in 12-, 10- or 8-bit right-justified format; single or continuous conversion (automatic return to idle after single conversion); interrupt or DMA request when conversion complete; operation in low-power modes for lower noise operation; asynchronous clock source for lower noise operation; selectable asynchronous hardware conversion triggers from RTC, PDB, or iEvent; dual samples based on hardware triggers during ping-pong mode; on-chip temperature sensor
 - PDB 16-bit of resolution with prescaler; seven possible trigger events input; positive transition of trigger event signal initiates the counter; support continuous trigger or single shot, bypass mode; supports two triggered delay outputs or ORed together; pulsed output could be used for HSCMP windowing signal
 - iEvent User programmable combinational boolean output using the four selected iEvent input channels for use as interrupt requests, DMA transfer requests, or hardware triggers
 - FTM Two 6-channel flexible timer/PWM modules with DMA request option; deadtime insertion is available for each complementary channel pair; channels operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs); 16-bit free-running counter; the load of the FTM registers which have write buffer can be synchronized; write protection for critical registers; backwards compatible with TPM
 - TPM 16-bit free-running or modulo up/down count operation; two channels, each channel may be input capture, output compare, or edge-aligned PWM; one interrupt per channel plus terminal count interrupt
 - CRC High speed hardware CRC generator circuit using 16-bit shift register; CRC16-CCITT compliancy with $x^{16} + x^{12} + x^5 + 1$ polynomial; error detection for all single, double, odd, and most multi-bit errors; programmable initial seed value
 - HSCMP Two analog comparators with selectable interrupt on rising edge, falling edge, or either edges of comparator output; the positive and negative inputs of the comparator are both driven from 4-to-1 muxes; programmable voltage reference from two internal DACs; support DMA transfer
 - IIC Compatible with IIC bus standard and SMBus version 2 features; up to 100 kbps with maximum bus loading; multi-master operation; software programmable for one of 64 different serial clock frequencies; programmable slave address and glitch input filter; interrupt driven byte-by-byte data transfer; arbitration lost interrupt with automatic mode switching from master to slave; calling address identification interrupt; bus busy detection; broadcast and 10-bit address extension; address matching causes wake-up when MCU is in Stop3 mode; DMA support
 - SCI Two serial communications interface modules with optional 13-bit break; full-duplex, standard non-return-to-zero (NRZ) format; double-buffered transmitter and receiver with separate enables; 13-bit baud rate selection with /32 fractional divide; interrupt-driven or polled operation; hardware parity generation and checking; programmable 8-bit or 9-bit character length; receiver wakeup by idle-line or address-mark; address match feature in receiver to reduce address-mark wakeup ISR overhead; 1/16 bit-time noise detection; DMA transmission for both transmit and receive
 - SPI Two serial peripheral interfaces with full-duplex or single-wire bidirectional option; double-buffered transmitter and receiver; master or slave mode operation; selectable MSB-first or LSB-first shifting; 8-bit or 16-bit data modes; programmable transmit bit rate; receive data buffer hardware match feature; DMA transmission for transmit and receive
- Input/Output
 - Up to 69 GPIOs and one Input-only pin
 - Interrupt or DMA request with selectable polarity on all input pins
 - Programmable glitch filter, hysteresis and configurable pull up/down device on all input pins
 - Configurable slew rate and drive strength on all output pins
 - Independent pin value register to read logic level on digital pin
 - Up to 16 rapid general purpose I/O (RGPIO) pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

MCF51AG128 Family Configurations

Functional Unit	Function
WDOG (Watchdog timer)	keeps a watch on the system functioning and resets it in case of its failure
RTC (Real Time Counter)	Provides a constant time-base with optional interrupt

Table 2. MCF51AG128 Series Functional Units (continued)

1.4 Pin Assignments

This section describes the pin assignments for the available packages.

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. 80-Pin LQFP

MCF51AG128 Family Configurations

Figure 3 shows the pinout of the 64-pin LQFP and QFP.




Figure 3. 64-Pin QFP and LQFP

MCF51AG128 ColdFire Microcontroller, Rev. 5

Figure 4 shows the pinout of the 48-pin LQFP.




Figure 4. 48-Pin LQFP

MCF51AG128 Family Configurations

Pi	n Numt	ber	Lowes	t < Priority:	> Highest
80	64	48	Port Pin	Alt 1	Alt 2
41	33	_	PTA7	ADP23	
42		_	PTH0	ADP22	FTM2CH2
43		_	PTH1	ADP21	FTM2CH3
44	_	_	PTH2	ADP20	FTM2CH4
45		_	PTH3	ADP19	FTM2CH5
46	34	26	PTB0	ADP18	TPM3CH0
47	35	27	PTB1	ADP17	TPM3CH1
48	36	28	PTB2	ADP16	
49	37	29	PTB3	ADP15	
50	38	30	PTB4	ADP14	
51	39	31	PTB5	ADP13	
52	40	32	PTB6	ADP12	
53	41	33	PTB7	ADP11	
54	42	34	PTD0	ADP10	C1IN2
55	43	35	PTD1	ADP9	C1IN3
56	44		PTC2	ADP8	
57	45		PTD7	ADP7	
58	46	36	PTD2	ADP6	CMP1OUT
59	47		PTD3	ADP5	
60	48		PTG3	ADP4	
61	_	_	PTG4	ADP3	
62	49	_	PTD4	FTM2CLK	ADP2
63	50		PTD5	ADP1	
64	51	37	PTD6	FTM1CLK	ADP0
65	_	_	PTC4	SS2	
66	52	38	V _{SSA}		
67	53	38	V _{REFL}		
68	54	39	V _{REFH}		
69	55	39	V _{DDA}		
70	56	40	V _{DD}		
71	57	41	V _{SS}		
72	58	42	PTG5	EXTAL	
73	59	43	PTG6	XTAL	
74	60	44	BKGD	MS	
75	61	45	RESET		
76	—		PTH4	SPSCK2	
77	62	46	PTH5	MOSI2	
78	_		PTH6	MISO2	
79	63	47	PTC3	TxD2	
80	64	48	PTC5	RxD2	

Table 3. Pin Availability by Package Pin-Count (continued)

2 **Preliminary Electrical Characteristics**

This section contains electrical specification tables and reference timing diagrams for the MCF51AG128 series MCUs, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 5 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

¹ TPMCLK, FTM1CLK, and FTM2CLK options are configured via software; out of reset, FTM1CLK, FTM2CLK, and TPMCLK are available to FTM1, FTM2, and TPM3 respectively.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 5.8	V
Input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to 150	°C

Table 5. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2~$ All functional non-supply pins are internally clamped to V_{SS} and $V_{DD}.$

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} is very small.

Symbol	Value	Unit
T _A	-40 to 105	°C
TJ	150	°C
θ _{JA}	56 45 54 41 67 49 69	°C/W
	θ _{JA}	$\begin{array}{c c} T_{J} & 150 \\ & 56 \\ 45 \\ \theta_{JA} & 54 \\ 41 \\ & 67 \\ 49 \\ & 69 \end{array}$

Table 6. Thermal Characteristics	able 6. Thermal (Characteristics	;
----------------------------------	-------------------	-----------------	---

2.6 Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
1	С	Run supply current ³ measured at 4 MHz CPU	RI _{DD}	5	5.8	7	
		clock (All Peripheral Clocks are ON)		3	5.7	7	mA
2	С	Run supply current ³ measured at 16 MHz CPU		5	21	25	
		clock (All Peripheral Clocks are ON)		3	20.9	25	mA
3	С	Run supply current ³ measured at 32 MHz CPU		5	39.2	50	mA
		clock (All Peripheral Clocks are ON)		3	39.1	50	
4	Р	Run supply current ³ measured at 50MHz CPU		5	57.9	70	
		clock (All Peripheral Clocks are ON)		3	57.8	70	mA
5	С	Run supply current ³ measured at 4 MHz CPU	RI _{DD}	5	4.7	6	
		clock (All Peripheral Clocks are OFF ⁴)		3	4.6	6	mA
6	С	Run supply current ³ measured at 16 MHz CPU		5	16.1	20	
		clock (All Peripheral Clocks are OFF ⁴)		3	15.9	20	mA
7	С	Run supply current ³ measured at 32 MHz CPU		5	29	35	mA
		clock (All Peripheral Clocks are OFF ⁴)		3	28.9	35	
8	С	Run supply current ³ measured at 50 MHz CPU		5	44.1	50	_
		clock (All Peripheral Clocks are OFF ⁴)		3	44.0	50	mA
9	С	Wait supply current ³ measured at 4 MHz CPU	WI _{DD}	5	3.2	5	
		clock		3	3.2	5	mA
10	С	Wait supply current ³ measured at 16 MHz		5	10.1	13	_
		CPU clock		3	10	13	mA
11	С	Wait supply current ³ measured at 32 MHz		5	19	25	
		CPU clock		3	18.8	25	mA
12	С	Wait supply current ³ measured at 50 MHz		5	29.2	40	_
		CPU clock		3	29	40	mA
13	C P C	Stop2 mode supply current -40 °C 25 °C 105 °C	S2I _{DD}	5	1.17 1.35 28.6	3 3 40	μA
	C P C	–40 °C 25 °C 105 °C		3	1.0 1.34 26.8	3 3 40	μA

Table 10. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
14	C P C	Stop3 mode supply current -40 °C 25 °C 105 °C	S3I _{DD}	5	1.2 1.7 43.3	3 3 60	μΑ
	C P C	–40 °C 25 °C 105 °C		3	1.04 1.6 45.5	3 3 60	μA
15	C P C	Stop4 mode supply current -40 °C 25 °C 105 °C	S4I _{DD}	5	106 109 155	130 130 170	μΑ
	C P C	–40 °C 25 °C 105 °C		3	95 98 142	130 130 170	μA
16	С	RTC adder to stop2 or stop3 ⁵ , 25 °C	S23I _{DDRTC}	5	300	—	nA
				3	300	_	nA
17	С	Adder to stop3 for oscillator enabled ⁶ (ERCLKEN = 1 and EREFSTEN = 1)	S3I _{DDOSC}	5, 3	5	_	μΑ

Table 10. Supply Current Characteristics

¹ Typicals are measured at 25 °C.

² Values given here are preliminary estimates prior to completing characterization.

³ Code run from flash, FEI mode, and does not include any dc loads on port pins. Bus CLK= (CPU CLK/2)

⁴ GPIO filters are working on LPO clock.

⁵ Most customers are expected to use auto-wakeup from stop2 or stop3 instead of the higher current wait mode.

⁶ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

Figure 9. Run Current at Different Conditions

2.7 High Speed Comparator (HSCMP) Electricals

Num	С	Rating	Symbol	Min	Typical	Мах	Unit
1		Supply voltage	V _{DD}	2.7	_	5.5	V
2	Т	Supply current, high speed mode (EN = 1, PMODE = 1)	I _{DDAHS}	—	200	—	μA
3	Т	Supply current, low speed mode (EN = 1, PMODE = 0)	I _{DDALS}	_	20	—	μΑ
4	_	Analog input voltage	V _{AIN}	$V_{SS} - 0.3$	_	V _{DD}	V
5	D	Analog input offset voltage	V _{AIO}	—	5	40	mV
6	D	Analog Comparator hysteresis	V _H	3.0	9.0	20.0	mV
7	D	Propagation delay, high speed mode (EN = 1, $PMODE = 1$)	t _{DHS}	—	70	120	ns
8	D	Propagation delay, low speed mode (EN = 1, $PMODE = 0$)	t _{DLS}	—	400	600	ns
9	D	Analog Comparator initialization delay	t _{AINIT}		400		ns

Table 11. HSCMP Electrical Specifications

2.8 Digital to Analog (DAC) Characteristics

Num	С	Rating	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	V _{DDA}	2.7	—	5.5	V
2	D	Supply current (enabled)	I _{DDAC}	—	—	20	μA
3	D	Supply current (stand-by)	IDDACS	_	—	150	nA
4	D	DAC reference input voltage	V_{in1}, V_{in2}	V _{SSA}	—	V _{DDA}	V
5	D	DAC setup delay	t _{PRGST}	—	1000	—	nS
6	D	DAC step size	V _{step}	3V _{in} /128	V _{in} /32	5V _{in} /128	V
7	D	DAC output voltage range	V _{dacout}	V _{in} /32	—	V _{in}	V
8	Ρ	Bandgap voltage reference factory trimmed at V_{DD} = 5 V, Temp = 25 °C	V _{BG}	1.18	1.20	1.21	V

2.9 ADC Characteristics

Table 12.	5V	12-bit	ADC	Operating	Conditions
-----------	----	--------	-----	-----------	------------

Num	с	Characterist ic	Conditions	Symb	Min	Typic al ¹	Max	Unit	Comment
1	D	Supply	Absolute	V _{DDA}	2.7	_	5.5	V	—
		voltage	Delta to V _{DD} (V _{DD} –V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	—
2	D	Ground voltage	Delta to V _{SS} (V _{SS} –V _{SSA}) ²	ΔV_{SSA}	-100	0	100	mV	—

Num	С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment	
6	Р	ADC Asynchronous Clock Source	High Speed (ADLPC = 0)	f _{ADACK}	2	3.3	5	MHz	t _{ADACK} = 1/f _{ADACK}	
		Clock Source	Low Power (ADLPC = 1)		1.25	2	3.3			
7	Ρ	Conversion Time (Including	Short Sample (ADLSMP = 0)	t _{ADC}	—	20	-	ADCK cycles	See Table 10 for conversion time	
		sample time)	Long Sample (ADLSMP = 1)		_	40			variances	
8	т	Sample Time	Short Sample (ADLSMP = 0)	t _{ADS}	_	3.5		ADCK cycles		
			Long Sample (ADLSMP = 1)		_	23.5				
9	Т	Total	12 bit mode	E _{TUE}		±3.0		LSB ²	Includes	
	Р	Unadjusted Error	10 bit mode			±1	±2.5		quantization	
	Т		8 bit mode		_	±0.5	±1.0			
10	Т	Differential	12 bit mode	DNL	_	±1.75	_	LSB ²	—	
	Р	Non-Linearity	10 bit mode ³		_	±0.5	±1.0			
	Т		8 bit mode ⁵		_	±0.3	±0.5			
11	Т	Integral	12 bit mode	INL	—	±1.5		LSB ²	—	
	Р	Non-Linearity	10 bit mode		—	±0.5	±1.0			
	Т		8 bit mode		_	±0.3	±0.5			
12	Т	Zero-Scale	12 bit mode	E _{ZS}	—	±1.5	_	LSB ²	V _{ADIN} = V _{SSAD}	
	Р	Error	10 bit mode		—	±0.5	±1.5			
	Т		8 bit mode		—	±0.5	±0.5			
13	Т	Full-Scale Error	12 bit mode	E _{FS}	—	±1		LSB ²	$V_{ADIN} = V_{DDAD}$	
	Р		10 bit mode		_	±0.5	±1			
	Т		8 bit mode		_	±0.5	±0.5			
14	D	Quantization	12 bit mode	EQ	—	-1 to 0	_	LSB ²	—	
		Error	10 bit mode		_	—	±0.5			
			8 bit mode		_	_	±0.5			
15	D	Input Leakage	12 bit mode	E _{IL}	_	±1	—	LSB ²	Pad leakage ⁴ *	
		Error	10 bit mode			±0.2	±2.5		R _{AS}	
			8 bit mode			±0.1	±1			

Table 13. 5 V 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
10	D	FLL acquisition time ³	t _{fll_acquire}	—		1	ms
11	D	Long term Jitter of DCO output clock (averaged over 2ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}
12	D	 Loss of external clock minimum freq. (RANGE = 0) ext. clock freq: above (3/5)f_{int}, never reset ext. clock freq: between (2/5)f_{int} and (3/5)f_{int}, maybe reset (phase dependency) ext. clock freq: below (2/5)f_{int}, always reset 	f _{loc_low}	(3/5) x f _{int}	_	_	kHz
13	D	 Loss of external clock minimum freq. (RANGE = 1) ext. clock freq: above (16/5)f_{int}, never reset ext. clock freq: between (15/5)f_{int} and (16/5)f_{int}, maybe reset (phase dependency) ext. clock freq: below (15/5)f_{int}, always reset 	floc_high	(16/5) x f _{int}	_	_	kHz

Table 15. ICS Frequency Specifications (continued)(Temperature Range = -40 to 105 °C Ambient)

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry by V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

2.12 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

2.12.1 Control Timing

Num	С	Parameter	Symbol	Min	Typ ¹	Max	Unit
1	D	Bus frequency $(t_{cyc} = 1/f_{Bus})$	f _{Bus}	dc	_	24	MHz
2	D	Internal low-power oscillator period	t _{LPO}	800	_	1500	μS
3	D	External reset pulse width ² (t _{cyc} = 1/f _{Self_reset})	t _{extrst}	100		_	ns
4	D	Reset low drive	t _{rstdrv}	66 x t _{cyc}	_	—	ns
5	D	Active background debug mode latch setup time	t _{MSSU}	500	_	_	ns
6	D	Active background debug mode latch hold time	t _{MSH}	100	_	—	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}	_	_	ns
8		Port rise and fall time (load = 30 pF for SPI, rest 50 pF) ⁴ Slew rate control disabled (PTxSE = 0) High drive Slew rate control enabled (PTxSE = 1) High drive Slew rate control disabled (PTxSE = 0) Low drive Slew rate control enabled (PTxSE = 1) Low drive	t _{Rise} , t _{Fall}	_	11 35 40 75		ns

Table 16. Control Timing

¹ Typical values are based on characterization data at $V_{DD} = 5.0$ V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a RESET pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 4 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 105°C.




Figure 11. Reset Timing




Figure 12. IRQ/KBIPx Timing

2.12.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

NUM	с	Function	Symbol	Min	Мах	Unit
1	—	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	—	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 17. TPM/FTM Input Timing





Figure 14. Timer Input Capture Pulse

MCF51AG128 ColdFire Microcontroller, Rev. 5

Mechanical Outline Drawings

	MECHANICAL OUTLINES DICTIONARY		DOCUMENT NO: 98ASS23234W							
Treescale semiconductor sericonductor sericonductor inc. ALL RIGHTS RESERVED.			PAGE:	840F	-					
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	E						
NOTES:										
1. DIMENSIONS ARE IN M	ILLIMETERS.									
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.										
3. DATUMS A, B AND D T	3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.									
A DIMENSIONS TO BE DE	TERMINED AT SE	ATING PLANE C.								
PROTRUSION SHALL NO BY MORE THAN 0.08 m LOCATED ON THE LOWE	THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.									
A THIS DIMENSION DOES IS 0.25 mm PER SIDE DIMENSION INCLUDING	. THIS DIMENSI	ON IS MAXIMUM								
A EXACT SHAPE OF EACH	CORNER IS OPT	IONAL.								
	$\cancel{8}$ these dimensions apply to the flat section of the lead between									
0.1 mm AND 0.25 mm	FRUM THE LEAD	112.								
TITLE: 64LD LQFP		CASE NUMBER: 8	340F-02							
10 X 10 X 1.4	PKG,	STANDARD: JEDE	EC MS-02	26 BCD						
0.5 PITCH, CASE	OUTLINE	PACKAGE CODE:	8426	SHEET:	3					

Mechanical Outline Drawings



	MECHANICAL OUTLINES		DOCUMENT NO: 98ASB42844B						
Treescale semiconductor FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		NARY	PAGE:	840	ЭВ				
STREESOLE SUITONDUTOR SENICOLOGUEDOR ELECTRONIC VERSION EN UNCONTROL LECTONINER RECESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WEN STAMPED "CONTROLLED VERSIONS ARE UNCONTROLLED EXCEPT WEN STAMPED" CONTROLLED	DO NOT SCALE	THIS DRAWING	REV:	В					
NOTES:									
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.									
2. CONTROLLING DIMENSION: MILLIMETER.									
	3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.								
4. DATUMS A-B AND -D- TO I	BE DETERMINED AT	DATUM PLANE	-H						
A DIMENSIONS TO BE DETERMIN	ED AT SEATING PL	ANE -C							
A DIMENSIONS DO NOT INCLUDE SIDE. DIMENSIONS DO INCLUE									
A DIMENSION DOES NOT INCLUD SHALL BE 0.08mm TOTAL IN CONDICTION. DAMBAR CANNO RADIUS OR THE FOOT.	I EXCESS OF THE	DIMENSION AT M			SION				
TITLE:		CASE NUMBER: 8	340B-01						
64LD QFP (14 X	(14)	STANDARD: NON-	-JEDEC						
		PACKAGE CODE:	6057	SHEET:	3 OF 4				

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51AG128 Rev. 5 6/2010 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2010. All rights reserved.

