

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	53
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51ag96vqh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### System Clock Sources

- Oscillator (XOSC) Loop-control pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
- Internal Clock Source (ICS) Frequency-locked-loop (FLL) controlled by internal or external reference; trimmable internal reference allows 0.2% resolution and 2% deviation (1% across 0 to 70 °C)
- Peripherals
  - ADC 24 analog inputs with 12 bits resolution; output formatted in 12-, 10- or 8-bit right-justified format; single or continuous conversion (automatic return to idle after single conversion); interrupt or DMA request when conversion complete; operation in low-power modes for lower noise operation; asynchronous clock source for lower noise operation; selectable asynchronous hardware conversion triggers from RTC, PDB, or iEvent; dual samples based on hardware triggers during ping-pong mode; on-chip temperature sensor
  - PDB 16-bit of resolution with prescaler; seven possible trigger events input; positive transition of trigger event signal initiates the counter; support continuous trigger or single shot, bypass mode; supports two triggered delay outputs or ORed together; pulsed output could be used for HSCMP windowing signal
  - iEvent User programmable combinational boolean output using the four selected iEvent input channels for use as interrupt requests, DMA transfer requests, or hardware triggers
  - FTM Two 6-channel flexible timer/PWM modules with DMA request option; deadtime insertion is available for each complementary channel pair; channels operate as pairs with equal outputs, pairs with complimentary outputs or independent channels (with independent outputs); 16-bit free-running counter; the load of the FTM registers which have write buffer can be synchronized; write protection for critical registers; backwards compatible with TPM
  - TPM 16-bit free-running or modulo up/down count operation; two channels, each channel may be input capture, output compare, or edge-aligned PWM; one interrupt per channel plus terminal count interrupt
  - CRC High speed hardware CRC generator circuit using 16-bit shift register; CRC16-CCITT compliancy with  $x^{16} + x^{12} + x^5 + 1$  polynomial; error detection for all single, double, odd, and most multi-bit errors; programmable initial seed value
  - HSCMP Two analog comparators with selectable interrupt on rising edge, falling edge, or either edges of comparator output; the positive and negative inputs of the comparator are both driven from 4-to-1 muxes; programmable voltage reference from two internal DACs; support DMA transfer
  - IIC Compatible with IIC bus standard and SMBus version 2 features; up to 100 kbps with maximum bus loading; multi-master operation; software programmable for one of 64 different serial clock frequencies; programmable slave address and glitch input filter; interrupt driven byte-by-byte data transfer; arbitration lost interrupt with automatic mode switching from master to slave; calling address identification interrupt; bus busy detection; broadcast and 10-bit address extension; address matching causes wake-up when MCU is in Stop3 mode; DMA support
  - SCI Two serial communications interface modules with optional 13-bit break; full-duplex, standard non-return-to-zero (NRZ) format; double-buffered transmitter and receiver with separate enables; 13-bit baud rate selection with /32 fractional divide; interrupt-driven or polled operation; hardware parity generation and checking; programmable 8-bit or 9-bit character length; receiver wakeup by idle-line or address-mark; address match feature in receiver to reduce address-mark wakeup ISR overhead; 1/16 bit-time noise detection; DMA transmission for both transmit and receive
  - SPI Two serial peripheral interfaces with full-duplex or single-wire bidirectional option; double-buffered transmitter and receiver; master or slave mode operation; selectable MSB-first or LSB-first shifting; 8-bit or 16-bit data modes; programmable transmit bit rate; receive data buffer hardware match feature; DMA transmission for transmit and receive
- Input/Output
  - Up to 69 GPIOs and one Input-only pin
  - Interrupt or DMA request with selectable polarity on all input pins
  - Programmable glitch filter, hysteresis and configurable pull up/down device on all input pins
  - Configurable slew rate and drive strength on all output pins
  - Independent pin value register to read logic level on digital pin
  - Up to 16 rapid general purpose I/O (RGPIO) pins connected to the processor's local 32-bit platform bus with set, clear, and faster toggle functionality

MCF51AG128 Family Configurations

# 1 MCF51AG128 Family Configurations

# 1.1 Device Comparison

The following table compares the various device derivatives available within the MCF51AG128 series MCUs. **Table 1. MCF51AG128 Series Device Comparison** 

Frature		MCF51AG128	8	MCF51AG96			
Feature	80-pin	64-pin	48-pin	80-pin	64-pin	48-pin	
Flash memory size (KB)		128			96		
RAM size (KB)			1	16			
ColdFire V1 core with BDM (background debug module)			Y	és			
HSCMP (analog comparator)	2	2	1	2	2	1	
ADC (analog-to-digital converter) channels (12-bit)	24	19	12	24	19	12	
CRC (cyclic redundancy check)		•	Y	′es			
DAC	2	2	1	2	2	1	
DMA controller			4-	-ch			
iEvent (intelligent Event module)			Y	′es			
EWM (External Watchdog Monitor)	Yes						
WDOG (Watchdog timer)	Yes						
RTC			Y	és			
DBG (debug module)			Y	és			
IIC (inter-integrated circuit)	1	1	No	1	1	No	
IRQ (interrupt request input)			Y	és			
INTC (interrupt controller)			Y	′es			
LVD (low-voltage detector)			Y	és			
ICS (internal clock source)			Y	és			
OSC (crystal oscillator)			Y	és			
Port I/O <sup>1</sup>	69	53	39	69	53	39	
RGPIO (rapid general-purpose I/O)	16	16	15	16	16	15	
SCI (serial communications interface)	2						
SPI1 (serial peripheral interface)	Yes						
SPI2 (serial peripheral interface)	Yes	No	No	Yes	No	No	
FTM1 (flexible timer module) channels			6	6 <sup>2</sup>			
FTM2 channels			6	6 <sup>2</sup>			

### MCF51AG128 Family Configurations

Figure 3 shows the pinout of the 64-pin LQFP and QFP.



Figure 3. 64-Pin QFP and LQFP

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 5.8	V
Input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Storage temperature	⊤ <sub>stg</sub>	-55 to 150	°C

#### Table 5. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2~$  All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}.$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

## 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  is very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	-40 to 105	°C
Maximum junction temperature	Τ <sub>J</sub>	150	°C
Thermal resistance 1,2,3,4			
80-pin LQFP 1s 2s2p 64-pin QFP 1s 2s2p 64-pin LQFP	θ <sub>JA</sub>	56 45 54 41	°C/W
1s 2s2p 48-pin LQFP 1s 2s2p		67 49 69 51	

Table	6.	Thermal	Characteristics
10010	•••	i iioi iiiai	01101000

- <sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- <sup>2</sup> Junction to Ambient Natural Convection
- <sup>3</sup> 1s Single layer board, one signal layer
- <sup>4</sup> 2s2p Four layer board, 2 signal and 2 power layers

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

$$\begin{split} T_A &= \text{Ambient temperature, } ^{\circ}\text{C} \\ \theta_{JA} &= \text{Package thermal resistance, junction-to-ambient, } ^{\circ}\text{C/W} \\ P_D &= P_{int} + P_{I/O} \\ P_{int} &= I_{DD} \times V_{DD}, \text{Watts } - \text{chip internal power} \\ P_{I/O} &= \text{Power dissipation on input and output pins } - \text{user determined} \end{split}$$

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273 \ ^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 7.	ESD	and	Latch-up	Test	Conditions
----------	-----	-----	----------	------	------------

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	С	100	pF
	Number of Pulse per pin	—	3	—

Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit	—	-2.5	V
	Maximum input voltage limit	—	7.5	V

### Table 7. ESD and Latch-up Test Conditions (continued)

#### Table 8. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human Body Model (HBM)	V <sub>HBM</sub>	±2000	—	V
2	Charge Device Model (CDM)	V <sub>CDM</sub>	±500		V
3	Latch-up Current at $T_A = 85^{\circ}C$	ILAT	±100		mA

# 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	—	Operating voltage		2.7	_	5.5	V
		Output high voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{Load} = -5 \text{ mA}$ $3 \text{ V}, \text{ I}_{Load} = -1.5 \text{ mA}$ $5 \text{ V}, \text{ I}_{Load} = -3 \text{ mA}, \text{ PTC0 and PTC1}$ $3 \text{ V}, \text{ I}_{Load} = -1.5 \text{ mA}, \text{ PTC0 and PTC1}$	Vou	$V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.4$ $V_{DD} - 0.4$		 	
2	Ρ	Output high voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{\text{Load}} = -20 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -8 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = -12 \text{ mA}, \text{ PTC0 and PTC1}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -8 \text{ mA}, \text{ PTC0 and PTC1}$	VOH	V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.4 V <sub>DD</sub> - 0.4		 	V
		Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{Load} = 5 \text{ mA}$ $3 \text{ V}, \text{ I}_{Load} = 1.5 \text{ mA}$ $5 \text{ V}, \text{ I}_{Load} = 3 \text{ mA}, \text{ PTC0 and PTC1}$ $3 \text{ V}, \text{ I}_{Load} = 1.5 \text{ mA}, \text{ PTC0 and PTC1}$	N.			1.5 0.8 0.4 0.4	
3	Ρ	Output low voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{\text{Load}} = 20 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 12 \text{ mA}, \text{ PTC0 and PTC1}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 8 \text{ mA}, \text{ PTC0 and PTC1}$	VOL			1.5 0.8 0.4 0.4	V
4	С	Output high current — Max total I <sub>OH</sub> for all ports 5V 3V	I <sub>OHT</sub>	_	_	100 60	mA
5	С	Output low current — Max total I <sub>OL</sub> for all ports 5 V 3 V	I <sub>OLT</sub>			100 60	mA

#### Table 9. DC Characteristics

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit
14	C P C	Stop3 mode supply current -40 °C 25 °C 105 °C	S3I <sub>DD</sub>	5	1.2 1.7 43.3	3 3 60	μA
	C P C	–40 °C 25 °C 105 °C		3	1.04 1.6 45.5	3 3 60	μA
15	C P C	Stop4 mode supply current -40 °C 25 °C 105 °C	S4I <sub>DD</sub>	5	106 109 155	130 130 170	μA
	C P C	–40 °C 25 °C 105 °C		3	95 98 142	130 130 170	μA
16	С	RTC adder to stop2 or stop3 <sup>5</sup> , 25 °C	S23I <sub>DDRTC</sub>	5	300		nA
				3	300	_	nA
17	С	Adder to stop3 for oscillator enabled <sup>6</sup> (ERCLKEN = 1 and EREFSTEN = 1)	S3I <sub>DDOSC</sub>	5, 3	5	_	μA

## Table 10. Supply Current Characteristics

<sup>1</sup> Typicals are measured at 25 °C.

<sup>2</sup> Values given here are preliminary estimates prior to completing characterization.

<sup>3</sup> Code run from flash, FEI mode, and does not include any dc loads on port pins. Bus CLK= (CPU CLK/2)

<sup>4</sup> GPIO filters are working on LPO clock.

<sup>5</sup> Most customers are expected to use auto-wakeup from stop2 or stop3 instead of the higher current wait mode.

<sup>6</sup> Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

Figure 9. Run Current at Different Conditions

Num	С	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
16	D	Temp Sensor Voltage	25 °C	V <sub>TEMP25</sub>	_	1.396		mV	_
17	D	Temp Sensor	−40 °C — 25 °C	m	—	3.266	_	mV/°C	—
		Slope	25 °C — 85 °C		—	3.638			

Table 13. 5 V 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^{N}$ 

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

# 2.10 External Oscillator (XOSC) Characteristics

Table 14. Oscillator Electrical S	pecifications (Tem	perature Range = -4	0 to 105 °C Ambient)

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1) FEE or FBE mode <sup>2</sup> High range (RANGE = 1, HGO = 1) FBELP mode High range (RANGE = 1, HGO = 0) FBELP mode	flo f <sub>hi</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1 1	 	38.4 16 16 8	kHz MHz MHz MHz
2	_	Load capacitors	C <sub>1</sub> C <sub>2</sub>	Se manufa	e crystal o acturer's re	r resonato commenda	r ation.
3	_	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R <sub>F</sub>		10 1	_	MΩ
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>		0 100 0 0 0 0	  10 20	kΩ
5	т	Crystal start-up time <sup>3</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>4</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>3</sup>	t CSTL-LP CSTL-HGO CSTH-LP CSTH-HGO		1500 2000 3 7		ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode <sup>2</sup> FBE mode <sup>2</sup> FBELP mode	f <sub>extal</sub>	0.03125 0 0		50.33 50.33 50.33	MHz

<sup>1</sup> Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- <sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- <sup>3</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.
- <sup>4</sup> 4 MHz crystal



# 2.11 ICS Specifications

Table	15. ICS Fre	auencv S	pecifications	(Tem	perature	Range	= -40 to	105 °C	C Amb	ient)
IUNIC	10.100110	queney e	peomoutions		sciulaic	nunge		100 1	<i>&gt; </i>	iciii)

Num	С	Rat	ing	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Internal reference frequenc = 5 V and temperature = 25	y - factory trimmed at V <sub>DD</sub> 5 °C	f <sub>int_ft</sub>	—	32.768	—	kHz
2	С	Average internal reference	frequency – untrimmed	f <sub>int_ut</sub>	31.25	—	39.06	kHz
3	Т	Internal reference startup ti	ime	t <sub>irefst</sub>	—	60	100	μS
4	С	DCO output frequency	Low range (DRS = 00)	f <sub>dco_ut</sub>	16	—	20	MHz
	С	range - untrimmed <sup>2</sup>	Mid range (DRS = 01)		32	—	40	
	С		High range (DRS = 10)		48	—	60	
5	Ρ	DCO output frequency <sup>2</sup> Reference =32768Hz	Low range (DRS = 00)	f <sub>dco_DMX32</sub>	—	16.82	_	MHz
	Ρ		Mid range (DRS = 01)		_	33.69	_	
	Ρ	and $DWX32 = 1$	High range (DRS = 10)		_	50.48	_	
6	D	Resolution of trimmed DCC voltage and temperature (u	O output frequency at fixed sing FTRIM)	$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
7	D	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco\_res\_t}$	—	±0.2	±0.4	%f <sub>dco</sub>
8	D	Total deviation of trimmed DCO output frequency over full voltage and temperature range		$\Delta f_{dco_t}$	_	0.5 -1.0	±2	%f <sub>dco</sub>
9	D	Total deviation of trimmed D fixed voltage and temperati	DCO output frequency over ure range of 0 –70 °C	$\Delta f_{dco_t}$	—	±0.5	±1	%f <sub>dco</sub>



Figure 12. IRQ/KBIPx Timing

## 2.12.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

NUM	С	Function	Symbol	Min	Max	Unit
1		External clock frequency	f <sub>TPMext</sub>	DC	f <sub>Bus</sub> /4	MHz
2		External clock period	t <sub>TPMext</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	—	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	—	t <sub>cyc</sub>

Table 17. TPM/FTM Input Timing



Figure 14. Timer Input Capture Pulse



NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

#### Figure 15. SPI Master Timing (CPHA = 0)



NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

#### Figure 16. SPI Master Timing (CPHA = 1)



1. Not defined but normally MSB of character just received





Figure 18. SPI Slave Timing (CPHA = 1)

# 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see *MCF51AG128 Reference Manual*.

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	—	Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7		5.5	V
2	—	Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V
3	—	Internal FCLK frequency <sup>2</sup>	f <sub>FCLK</sub>	150	150		kHz
4	—	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μS
5	—	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9		t <sub>Fcyc</sub>	
6	—	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4		t <sub>Fcyc</sub>	
7	—	Page erase time <sup>3</sup>	t <sub>Page</sub>	4000		t <sub>Fcyc</sub>	
8	—	Mass erase time <sup>2</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
9	С	Program/erase endurance <sup>4</sup> $T_L$ to $T_H = -40$ °C to 105 °C T = 25 °C		10,000			cycles
10	С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	—	years

## Table 19. Flash Characteristics

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.

<sup>2</sup> The frequency of this clock is controlled by a software setting.

<sup>3</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- <sup>4</sup> Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.*
- <sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

# 2.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

# 2.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

**Ordering Information** 

# **3** Ordering Information

This section contains ordering information for MCF51AG128 devices.



### Table 20. Orderable Part Number Summary

Freescale Part Number	Description	Flash / SRAM (KB)	Package	Temperature
MCF51AG128VLK	MCF51AG128 ColdFire Microcontroller	128 / 16	80 LQFP	–40°C to 105°C
MCF51AG128VLH	MCF51AG128 ColdFire Microcontroller	128 / 16	64 LQFP	–40°C to 105°C
MCF51AG128VQH	MCF51AG128 ColdFire Microcontroller	128 / 16	64 QFP	–40°C to 105°C
MCF51AG128VLF	MCF51AG128 ColdFire Microcontroller	128 / 16	48 LQFP	–40°C to 105°C
MCF51AG96VLK	MCF51AG96 ColdFire Microcontroller	96 / 16	80 LQFP	–40°C to 105°C
MCF51AG96VLH	MCF51AG96 ColdFire Microcontroller	96 / 16	64 LQFP	–40°C to 105°C
MCF51AG96VQH	MCF51AG96 ColdFire Microcontroller	96 / 16	64 QFP	–40°C to 105°C
MCF51AG96VLF	MCF51AG96 ColdFire Microcontroller	96 / 16	48 LQFP	–40°C to 105°C

# 4 Package Information

### Table 21. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W
64	Quad Flat Package	QFP	QH	840B	98ASB42844B
48	Low Quad Flat Package	LQFP	LF	932	98ASH00962A

## **Mechanical Outline Drawings**

	MECHANICAL OUTLINES	DOCUMENT NO: 98ASS23234W					
Treescale     semiconductor     sericonductor     sericonductor     inc. ALL RIGHTS RESERVED.	DICTI	ONARY	PAGE:	840F	-		
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	E			
NOTES:							
1. DIMENSIONS ARE IN M	ILLIMETERS.						
2. DIMENSIONING AND TO	LERANCING PER	ASME Y14.5M-19	994.				
3. DATUMS A, B AND D T	0 BE DETERMINE	D AT DATUM PL/	ANE H.				
A DIMENSIONS TO BE DE	TERMINED AT SE	ATING PLANE C.					
THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.							
A THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.							
A EXACT SHAPE OF EACH	CORNER IS OPT	IONAL.					
A THESE DIMENSIONS AP	A THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN						
0. I MM AND 0.25 MM	FRUM THE LEAD	112.					
TITLE: 641010FP		CASE NUMBER: 8	340F-02				
10 X 10 X 1. 4	PKG,	STANDARD: JEDE	EC MS-02	26 BCD			
0.5 PITCH, CASE	OUTLINE	PACKAGE CODE:	8426	SHEET:	3		

# 5.3 64-pin QFP Package



	Mechanical outli	NES DOCUME	DOCUMENT NO: 98ASB42844B			
© FREESCALE SEVICONDUCTOR, INC. ALL RIGHTS RESERVED.	DICTIONARY	PAGE:	840B			
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE THIS D	RAWING REV:	В			
NOTES:						
1. DIMENSIONING AND TOLERANC	NG PER ASME Y14.5M, 19	94.				
2. CONTROLLING DIMENSION: MIL	LIMETER.					
3. DATUM PLANE -H- IS LOCA WHERE THE LEAD EXITS THE	TED AT BOTTOM OF LEAD PLASTIC BODY AT THE B	AND IS COINCIDEN DTTOM OF THE P	NT WITH THE LEAD Arting line.			
4. DATUMS A-B AND -D- TO I	BE DETERMINED AT DATUM	PLANE -H				
A DIMENSIONS TO BE DETERMIN	ED AT SEATING PLANE -C	2—.				
A DIMENSIONS DO NOT INCLUDE SIDE. DIMENSIONS DO INCLUE	MOLD PROTRUSION. ALLO DE MOLD MISMATCH AND A	WABLE PROTRUSIO	DN IS 0.25mm PER AT DATUM PLANE -H			
A DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDICTION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.						
TITLE:	CASE N	UMBER: 840B-01				
64LD QFP (14 X	(14) standa	RD: NON-JEDEC				
	PACKAG	E CODE: 6057	SHEET: 3 OF 4			

**Mechanical Outline Drawings** 

# 5.4 48-pin LQFP Package

#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51AG128 Rev. 5 6/2010 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2010. All rights reserved.

