

Welcome to **E-XFL.COM** 

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollars are angineered to

Details	
Product Status	Obsolete
Applications	HB LED Controller
Core Processor	M8C
Program Memory Type	FLASH (4KB)
Controller Series	CY8CLED
RAM Size	256 x 8
Interface	I <sup>2</sup> C, IrDA, SPI, UART/USART
Number of I/O	12
Voltage - Supply	2.4V ~ 5.25V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8cled02-16sxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Contents

EZ-Color™ Functional Overview	3
Target Applications	3
The PSoC Core	
The Digital System	3
The Analog System	
Additional System Resources	
EZ-Color Device Characteristics	
Getting Started	5
Application Notes	5
Development Kits	5
Training	
CYPros Consultants	5
Solutions Library	5
Technical Support	5
Development Tools	
PSoC Designer Software Subsystems	
Designing with PSoC Designer	7
Select User Modules	
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	
Pin Information	
Pinouts	
Register Reference	
Register Conventions	
Register Mapping Tables	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	14
DC Electrical Characteristics	
AC Electrical Characteristics	22

Packaging Information	31
Thermal Impedances	34
Solder Reflow Peak Temperature	34
Development Tool Selection	
Software Tools	35
Hardware Tools	35
Evaluation Tools	35
Device Programmers	35
Accessories (Emulation and Programming)	36
Ordering Information	36
Key Device Features	
Ordering Code Definitions	
Acronyms	
Acronyms Used	37
Reference Documents	
Document Conventions	38
Units of Measure	38
Numeric Conventions	38
Glossary	38
Document History Page	43
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
DSoC Solutions	



# **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

### **PSoC Designer Software Subsystems**

### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.




### 24-Pin Part Pinout

Table 4. 24-Pin Part Pinout (QFN)[2]

Pin	Ty	/ре	Name	Description					
No.	Digital	Analog	Name	Description					
1	I/O	I	P0[1]	Analog column mux input.					
2	Po	wer	SMP	SMP connection to required external components.					
3	Po	wer	$V_{SS}$	Ground connection.					
4	I/O	ı	P1[7]	I <sup>2</sup> C SCL.					
5	I/O	_	P1[5]	I <sup>2</sup> C SDA.					
6	I/O	_	P1[3]	_					
7	I/O	_	P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[1]</sup> .					
8			NC	No connection.					
9	Po	wer	$V_{SS}$	Ground connection.					
10	I/O	_	P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[1]</sup> .					
11	I/O	_	P1[2]	_					
12	I/O	_	P1[4]	Optional external clock input (EXTCLK).					
13	I/O	-	P1[6]						
14	In	put	XRES	Active high external reset with internal pull down.					
15			NC	No connection.					
16	I/O	ı	P0[0]	Analog column mux input.					
17	I/O	ı	P0[2]	Analog column mux input.					
18	I/O	ı	P0[4]	Analog column mux input.					
19	I/O	ı	P0[6]	Analog column mux input.					
20	Po	wer	$V_{DD}$	Supply voltage.					
21	Po	wer	$V_{SS}$	Ground connection.					
22	I/O	I	P0[7]	Analog column mux input.					
23	I/O	ı	P0[5]	Analog column mux input.					
24	I/O	I	P0[3]	Analog column mux input.					

Figure 5. 24-Pin EZ-Color Device



**LEGEND** A = Analog, I = Input, and O = Output.

### Notes

<sup>1.</sup> These are the ISSP pins, which are not High Z at power-on reset (POR).

The center pad on the QFN package should be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.



Table 7. Register Map Bank 1: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
_	08			48			88			C8	
	09			49			89			C9	
	0A			4A			8A			CA	
	0B			4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	<b>†</b>
	15			55			95			D5	<b>†</b>
	16			56			96			D6	
	17			57			97			D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B		CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30			70		RDI0RI	B0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

# Access is bit specific.



# **Absolute Maximum Ratings**

**Table 8. Absolute Maximum Ratings** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ±25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
Т <sub>ВАКЕТЕМР</sub>	Bake temperature	_	125	See package label	°C	
T <sub>BAKETIME</sub>	Bake Time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	_	+85	°C	
$V_{DD}$	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC input voltage	V <sub>SS</sub> - 0.5	_	$V_{DD} + 0.5$	V	
V <sub>IOZ</sub>	DC voltage applied to tri-state	V <sub>SS</sub> - 0.5	_	$V_{DD} + 0.5$	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	_	V	Human Body Model ESD.
LU	Latch up current	_	-	200	mA	

# **Operating Temperature**

**Table 9. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	_	+85	°C	
TJ	Junction temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 34. You must limit the power consumption to comply with this requirement.



# DC General Purpose I/O Specifications

Table 11 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 11. 5-V and 3.3-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> - 1.0	I	ı	V	$I_{OH}$ = 10 mA, $V_{DD}$ = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined $I_{OH}$ budget.
V <sub>OL</sub>	Low output level	_	-	0.75	V	$I_{OL}$ = 25 mA, $V_{DD}$ = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined $I_{OL}$ budget.
I <sub>OH</sub>	High level source current	10	_	_	mA	$V_{OH} = V_{DD}$ -1.0 V. See the limitations of the total current in the Note for $V_{OH}$ .
I <sub>OL</sub>	Low level sink current	25	_	_	mA	$V_{OL}$ = 0.75 V. See the limitations of the total current in the Note for $V_{OL}$ .
$V_{IL}$	Input low level	-	_	0.8	V	V <sub>DD</sub> = 3.0 to 5.25.
$V_{IH}$	Input high level	2.1	_	_	V	V <sub>DD</sub> = 3.0 to 5.25.
V <sub>H</sub>	Input hysteresis	_	60	_	mV	
I <sub>IL</sub>	Input leakage (absolute value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C.
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C.



Table 12 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ . Typical parameters are measured at 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 12. 2.7-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> - 0.4	_	-	V	$I_{OH}$ = 2.5 mA (6.25 typical), $V_{DD}$ = 2.4 to 3.0 V (16 mA maximum, 50 mA typical combined $I_{OH}$ budget).
V <sub>OL</sub>	Low output level	-	-	0.75	V	$I_{OL}$ = 10 mA, $V_{DD}$ = 2.4 to 3.0 V (90 mA maximum combined $I_{OL}$ budget).
I <sub>OH</sub>	High level source current	2.5	-	-	mA	$V_{OH} = V_{DD}$ -0.4 V. See the limitations of the total current in the Note for $V_{OH}$ .
I <sub>OL</sub>	Low Level Sink Current	10	_	_	mA	$V_{OL}$ = 0.75 V. See the limitations of the total current in the Note for VOL.
V <sub>IL</sub>	Input low level	_	_	0.75	V	V <sub>DD</sub> = 2.4 to 3.0.
V <sub>IH</sub>	Input high level	2.0	_	_	V	V <sub>DD</sub> = 2.4 to 3.0.
$V_{H}$	Input hysteresis	_	60	_	mV	
I <sub>IL</sub>	Input leakage (absolute value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C.
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C.

### DC Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 13. 5-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	10	_	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	_	200	-	pA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
$V_{CMOA}$	Common mode voltage range	0.0	-	V <sub>DD</sub> - 1	V	
G <sub>OLOA</sub>	Open loop gain	80	-	_	dB	
I <sub>SOA</sub>	Amplifier supply current	_	10	30	μΑ	



Table 14. 3.3-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	10	_	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	_	200	_	рA	Gross tested to 1 μA.
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
$V_{CMOA}$	Common mode voltage range	0	_	V <sub>DD</sub> - 1	V	
G <sub>OLOA</sub>	Open loop gain	80	_	_	dB	
I <sub>SOA</sub>	Amplifier supply current	1	10	30	μΑ	

### Table 15. 2.7-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)	_	2.5	15	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	10	_	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	_	200	_	pА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V <sub>CMOA</sub>	Common mode voltage range	0	_	V <sub>DD</sub> - 1	V	
G <sub>OLOA</sub>	Open loop gain	80	-	_	dB	
I <sub>SOA</sub>	Amplifier supply current	_	10	30	μΑ	

### DC Low Power Comparator Specifications

Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 16. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	_	V <sub>DD</sub> - 1	V	
I <sub>SLPC</sub>	LPC supply current	_	10	40	μΑ	
V <sub>OSLPC</sub>	LPC voltage offset	_	2.5	30	mV	



## DC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , 3.0 V to 3.6 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , or 2.4 V to 3.0 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 19. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5.0	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	3.0	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	3.0	-	5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	_	5	25	mA	
V <sub>ILP</sub>	Input low voltage during programming or verify	_	_	0.8	V	
$V_{IHP}$	Input high voltage during programming or verify	2.2	_	-	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	_	_	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	_	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output low voltage during programming or verify	_	_	$V_{SS} + 0.75$	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> - 1.0	_	$V_{DD}$	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[8]</sup>	-	-	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[9]</sup>	1,800,000	-	_	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash data retention	10	-	_	Years	

### DC I<sup>2</sup>C Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\,^{\circ}\text{C} \le T_{A} \le 85\,^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40\,^{\circ}\text{C} \le T_{A} \le 85\,^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40\,^{\circ}\text{C} \le T_{A} \le 85\,^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 20. DC I<sup>2</sup>C Specifications<sup>[10]</sup>

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub>	Input low level	-	_	$0.3 \times V_{DD}$	V	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$
		-	-	0.25 × V <sub>DD</sub>	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub>	Input high level	$0.7 \times V_{DD}$	_	_	V	$3.0 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

### Notes

- 8. The 50,000 cycle flash endurance per block will only be guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V to 3.0 V, 3.0 V to 3.6 V, and 4.75 V to 5.25 V.
- 9. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).
  - ever sees more than 50,000 cycles).
    For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

<sup>10.</sup> All GPIO meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications mentioned in section DC General Purpose I/O Specifications on page 16. The I<sup>2</sup>C GPIO pins also meet the mentioned specs.



## **AC Electrical Characteristics**

AC Chip-Level Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V

-40 °C  $\leq$   $T_A \leq$  85 °C, 3.0 V to 3.6 V and -40 °C  $\leq$   $T_A \leq$  85 °C, or 2.4 V to 3.0 V and -40 °C  $\leq$   $T_A \leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 21. 5-V and 3.3-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub>	IMO frequency for 24 MHz	23.4	24	24.6 <sup>[11,12]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. Refer to Figure 6 on page 13. SLIMO mode = 0.
F <sub>IMO6</sub>	IMO frequency for 6 MHz	5.5	6	6.5 <sup>[11,12]</sup>	MHz	Trimmed for 3.3 V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU frequency (5 V nominal)	0.0937	24	24.6 <sup>[11]</sup>	MHz	12 MHz only for SLIMO mode = 0.
F <sub>CPU2</sub>	CPU frequency (3.3 V nominal)	0.0937	12	12.3 <sup>[12]</sup>	MHz	SLIMO Mode = 0.
F <sub>BLK5</sub>	Digital PSoC block frequency (5 V nominal)	0	48	49.2 <sup>[11,13]</sup>	MHz	Refer to the section AC Digital Block Specifications on page 26.
F <sub>BLK33</sub>	Digital PSoC block frequency (3.3 V nominal)	0	24	24.6 <sup>[13]</sup>	MHz	
F <sub>32K1</sub>	ILO frequency	15	32	64	kHz	
F <sub>32K_U</sub>	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the PSoC Technical Reference Manual for details on this timing.
t <sub>XRST</sub>	External reset pulse width	10	-	-	μs	
DC24M	24 MHz duty cycle	40	50	60	%	
DC <sub>ILO</sub>	ILO duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	_	50	-	kHz	
Fout48M	48 MHz output frequency	46.8	48.0	49.2 <sup>[11,12]</sup>	MHz	Trimmed. Using factory trim values.
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	-	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	_	_	250	V/ms	V <sub>DD</sub> slew rate during power-up.
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	-	16	100	ms	Power up from 0 V. See the system resets section of the PSoC Technical Reference Manual.
t <sub>jit_IMO</sub>	24-MHz IMO cycle-to-cycle jitter (RMS) [14]	_	200	700	ps	
	24-MHz IMO long term N cycle-to-cycle jitter (RMS) [14]	_	300	900	ps	N = 32
	24-MHz IMO period jitter (RMS) [14]	_	100	400	ps	

<sup>11. 4.75</sup> V < V<sub>DD</sub> < 5.25 V.
12. 3.0 V < V<sub>DD</sub> < 3.6 V.
13. See the individual user module datasheets for information on maximum frequencies for user modules.
14. Refer to the application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information on jitter specifications.



Table 29. 2.7-V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Block input clock frequency			12.7	MHz	2.4 V < V <sub>DD</sub> < 3.0 V.
Timer	Capture pulse width	100 <sup>[18]</sup>	_	_	ns	
	Input clock frequency, with or without Capture	_	_	12.7	MHz	
Counter	Enable input pulse width	100	_	_	ns	
	Input clock frequency, no enable input	_	_	12.7	MHz	
	Input clock frequency, enable input	_	_	12.7	MHz	
Dead Band	Kill pulse width:	-1		•	•	
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	100	_	_	ns	
	Disable mode	100	_	_	ns	
	Input clock frequency	_	_	12.7	MHz	
CRCPRS (PRS Mode)	Input clock frequency	-	_	12.7	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	-	12.7	MHz	
SPIM	Input clock frequency	-	-	6.35	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input Clock (SCLK) Frequency	_	_	4.1	MHz	
	Width of SS_ Negated between transmissions	100	_	_	ns	
Transmitter	Input clock frequency	-	-	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.
Receiver	Input clock frequency	_	-	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.

## AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 30. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	_	24.6	MHz	
_	High period	20.6	-	5300	ns	
_	Low period	20.6	-	-	ns	
_	Power up IMO to switch	150	-	-	μS	

### Note

<sup>18.100</sup> ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).



Table 31. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	ı	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	-	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High period with CPU clock divide by 1	41.7	-	5300	ns	
_	Low period with CPU clock divide by 1	41.7	ı	_	ns	
_	Power up IMO to switch	150	-	_	μS	

Table 32. 2.7-V AC External Clock Specifications


Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	ı	6.06	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	-	12.12	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High period with CPU clock divide by 1	83.4	_	5300	ns	
_	Low period with CPU clock divide by 1	83.4	_	_	ns	
_	Power up IMO to switch	150	_	_	μS	



Table 35. 2.7-V AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins (Fast-Mode not Supported)

Symbol	Description	Standa	d-Mode	Fast-	Mode	Units	Notes
Symbol	Description	Min	Max	Min	Max	Ullits	Notes
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	-	_	kHz	
T <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	_	-	-	μS	
T <sub>LOWI2C</sub>	LOW period of the SCL Clock	4.7	-	_	_	μS	
T <sub>HIGHI2C</sub>	HIGH period of the SCL Clock	4.0	-	_	_	μS	
T <sub>SUSTAI2C</sub>	Setup Time for a repeated START condition	4.7	_	_	_	μS	
T <sub>HDDATI2C</sub>	Data hold time	0	_	_	_	μS	
T <sub>SUDATI2C</sub>	Data setup time	250	-	_	_	ns	
T <sub>SUSTOI2C</sub>	Setup Time for STOP Condition	4.0	_	_	_	μS	
T <sub>BUFI2C</sub>	Bus free time between a STOP and START condition	4.7	_	_	_	μS	
T <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter.	_	_	_	_	ns	

Figure 9. Definition for Timing for Fast-/Standard-Mode on the I<sup>2</sup>C Bus



<sup>20.</sup> A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



### **Important Note**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.
- Pinned vias for thermal conduction are not required for the low-power device.

## **Thermal Impedances**

Table 36. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[21]</sup>
8-pin SOIC	186 °C/W
16-pin SOIC	125 °C/W
24-pin QFN <sup>[22]</sup>	40 °C/W

### **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

**Table 37. Solder Reflow Peak Temperature** 

Package	Maximum Peak Temperature	Time at Maximum Temperature
8-pin SOIC	260 °C	30 s
16-pin SOIC	260 °C	30 s
24-pin QFN	260 °C	30 s

<sup>21.</sup> T<sub>J</sub> = T<sub>A</sub> + POWER x  $\theta_{\text{JA}}$ 22. To achieve the thermal impedance specified for the QFN package, refer to *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at http://www.amkor.com.



## **Accessories (Emulation and Programming)**

Table 38. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit <sup>[23]</sup>	Foot Kit <sup>[24]</sup>	Adapter <sup>[25]</sup>
CY8CLED02-16SXI	16-pin SOIC	CY3250-LED02		Adapters can be found at
CY8CLED02-24LFXI	24-pin QFN	CY3250-LED02QFN	CY3250-24QFN-FK	http://www.emulation.com.

# **Ordering Information**


## **Key Device Features**

The following table lists the CY8CLED02 EZ-Color devices' key package features and ordering codes.

Table 39. Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
16-Pin (150-Mil) SOIC	CY8CLED02-16SXI	4 K	256	Yes	–40 °C to +85 °C	4	4	12	8	0	No
16-Pin (150-Mil) SOIC (Tape and Reel)	CY8CLED02-16SXIT	4 K	256	Yes	–40 °C to +85 °C	4	4	12	8	0	No
24-Pin (4x4) QFN	CY8CLED02-24LFXI	4 K	256	Yes	–40 °C to +85 °C	4	4	16	8	0	Yes
24-Pin (4x4) QFN (Tape and Reel)	CY8CLED02-24LFXIT	4 K	256	Yes	–40 °C to +85 °C	4	4	16	8	0	Yes

## **Ordering Code Definitions**



- 23. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- 24. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 25. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.



# **Acronyms**

Table 40 lists the acronyms that are used in this document.

Table 40. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description			
AC	alternating current	LPC	low power comparator			
ADC	analog-to-digital converter	MIPS	million instructions per second			
API	application programming interface	PCB	printed circuit board			
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package			
CPU	central processing unit	POR	power-on reset			
CRC	cyclic redundancy check	PPOR	precision power on reset			
CT	continuous time	PRS	pseudo-random sequence			
DAC	digital-to-analog converter	PSoC <sup>®</sup>	Programmable System-on-Chip			
DC	direct current	PWM	pulse-width modulator			
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads			
GPIO	general purpose I/O	SC	switched capacitor			
I/O	input/output	SRAM	static random access memory			
ICE	in-circuit emulator	SLIMO	slow IMO			
IDE	integrated development environment	SMP	switch mode pump			
ILO	internal low speed oscillator	SOIC	small-outline integrated circuit			
IMO	internal main oscillator	SPI <sup>TM</sup>	serial peripheral interface			
IrDA	infrared data association	SROM	supervisory read only memory			
ISSP	in-system serial programming	UART	universal asynchronous receiver / transmitter			
LCD	liquid crystal display	USB	universal serial bus			
LED	light-emitting diode	XRES	external reset			
LVD	low-voltage detect		watchdog timer			

# **Reference Documents**

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at http://www.amkor.com.

Document Number: 001-13704 Rev. \*G Page 37 of 44



## Glossary (continued)

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU\_F register, is set to '1'.

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

cyclic redundancy check (CRC)

A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.



### Glossary (continued)

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC)

converter performs the reverse operation.

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that

the second system appears to behave like the first system.

External Reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and

blocks to stop and return to a pre-defined state.

Flash An electrically programmable and erasable, non-volatile technology that provides you the

programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means

that the data is retained when power is OFF.

Flash block The smallest amount of flash ROM space that may be programmed at one time and the smallest

amount of flash space that may be protected. A flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively.

Gain is usually expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I<sup>2</sup>C is an

Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I<sup>2</sup>C uses only two bi-directional

pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second

in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while

viewing the debugging device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event

external to that process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

jitter

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in

the program where it left normal program execution.

 A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect A circuit that senses V<sub>DD</sub> and provides an interrupt to the system when V<sub>DD</sub> falls lower than a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside

a PSoC by interfacing to the flash, SRAM, and register space.



### Glossary (continued)

master device A device that controls the timing for data exchanges between two devices. Or when devices are

cascaded in width, the master device is the one that controls the timing for data exchanges

between the cascaded devices and an external interface. The controlled device is called the slave device.

microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition

to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason

for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a

microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the

sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).

Phase-locked loop (PLL)

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative

to a reference signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC

device and their physical counterparts in the printed circuit board (PCB) package. Pinouts

involve pin numbers as a link between schematic and PCB design (both being computer generated

files) and may also involve pin names.

port A group of pins, usually eight.

Power-on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is

one type of hardware reset.

PSoC<sup>®</sup> Cypress Semiconductor's PSoC<sup>®</sup> is a registered trademark and Programmable System-on-

Chip™ is a trademark of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse-width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand

RAM An acronym for random access memory. A data-storage device from which data can be read out

and new data can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but

new data cannot be written in.



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Wireless/RF

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-13704 Rev. \*G

Revised October 14, 2011

Page 44 of 44