



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are angineered to

Details

Product Status	Obsolete
Applications	HB LED Controller
Core Processor	M8C
Program Memory Type	FLASH (4KB)
Controller Series	CY8CLED
RAM Size	256 x 8
Interface	I ² C, IrDA, SPI, UART/USART
Number of I/O	6
Voltage - Supply	2.4V ~ 5.25V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8cled02-8sxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



CY8CLED02

Contents

EZ-Color™ Functional Overview	3
Target Applications	3
The PSoC Core	3
The Digital System	3
The Analog System	4
Additional System Resources	4
EZ-Color Device Characteristics	5
Getting Started	5
Application Notes	5
Development Kits	5
Training	5
CYPros Consultants	5
Solutions Library	5
Technical Support	5
Development Tools	6
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	7
Select User Modules	7
Configure User Modules	7
Organize and Connect	7
Generate, Verify, and Debug	7
Pin Information	8
Pinouts	8
Register Reference	10
Register Conventions	10
Register Mapping Tables	10
Electrical Specifications	13
Absolute Maximum Ratings	14
Operating Temperature	14
DC Electrical Characteristics	15
AC Electrical Characteristics	22

Packaging Information	
Thermal Impedances	
Solder Reflow Peak Temperature	
Development Tool Selection	35
Software Tools	
Hardware Tools	
Evaluation Tools	
Device Programmers	35
Accessories (Emulation and Programming)	
Ordering Information	36
Key Device Features	
Ordering Code Definitions	
Acronyms	37
Acronyms Used	
Reference Documents	37
Document Conventions	38
Units of Measure	
Numeric Conventions	
Glossary	38
Document History Page	43
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



EZ-Color Device Characteristics

Depending on your EZ-Color device characteristics, the digital, and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific EZ-Color device groups. The device covered by this data sheet is shown in the highlighted row of the table.

Table 1.	EZ-Color	Device	Characteristics
----------	----------	--------	-----------------

Part Number	LED Channels	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size	CapSense [®]
CY8CLED02	2	16	1	4	8	0	2	4	256 Bytes	4K	No
CY8CLED04	4	56	1	4	48	2	2	6	1K	16K	Yes
CY8CLED08	8	44	2	8	12	4	4	12	256 Bytes	16K	No
CY8CLED16	16	44	4	16	12	4	4	12	2K	32K	No

Getting Started

The quickest path to understanding the EZ-Color silicon is by reading this datasheet and using the PSoC Designer integrated development environment (IDE). This datasheet is an overview of the EZ-Color integrated circuit and presents specific pin, register, and electrical specifications.

For up-to-date ordering, packaging, and electrical specification information, reference the latest device datasheets on the cypress website at http://www.cypress.com.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants website.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



PSoC Designer[™] is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I²C slaves and masters
- □ Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



Pin Information

Pinouts

This section describes, lists, and illustrates the CY8CLED02 EZ-Color device pins and pinout configurations. The CY8CLED02 device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, V_{SS}, V_{DD}, SMP, and XRES are not capable of Digital I/O.

8-Pin Part Pinout

Table 2. 8-Pin Part Pinout (SOIC)

Pin	Ту	/pe	Pin	Description				
No.	Digital	Analog	Name	Description				
1	I/O	I	P0[5]	Analog column mux input.				
2	I/O	I	P0[3]	Analog column mux input.				
3	I/O	-	P1[1]	I ² C serial clock (SCL), ISSP-SCLK.				
4	Power		V _{SS}	Ground connection.				
5	I/O	-	P1[0]	I ² C serial data (SDA), ISSP-SDATA.				
6	I/O	I	P0[2]	Analog column mux input.				
7	I/O	I	P0[4]	Analog column mux input.				
8	Power		V_{DD}	Supply voltage.				

LEGEND: A = Analog, I = Input, and O = Output.

16-Pin Part Pinout

Table 3. 16-Pin Part Pinout (SOIC)

Pin	Ту	vpe	Namo	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P0[7]	Analog column mux input.
2	I/O	I	P0[5]	Analog column mux input.
3	I/O	I	P0[3]	Analog column mux input.
4	I/O	I	P0[1]	Analog column mux input.
5	Power		SMP	Switch mode pump (SMP) connection to required external components.
6	Po	wer	V _{SS}	Ground connection.
7	I/O	-	P1[1]	I ² C SCL, ISSP-SCLK.
8	Po	wer	V _{SS}	Ground connection.
9	I/O	-	P1[0]	I ² C SDA, ISSP-SDATA.
10	I/O	-	P1[2]	
11	I/O	-	P1[4]	Optional external clock input (EXTCLK).
12	I/O	I	P0[0]	Analog column mux input.
13	I/O	I	P0[2]	Analog column mux input.
14	I/O	I	P0[4]	Analog column mux input.
15	I/O	I	P0[6]	Analog column mux input.
16	Po	wer	V _{DD}	Supply voltage.

LEGEND A = Analog, I = Input, and O = Output.

Figure 3. 8-Pin EZ-Color Device



Figure 4. 16-Pin EZ-Color Device

A, I, P0[7] =	1	SOIC	16	Vdd
A, I, P0[5] =	2		15	P0[6], A, I
A, I, P0[3] =	3		14	P0[4], A, I
A, I, P0[1] =	4		13	P0[2], A, I
SMP =	5		12	P0[0], A, I
Vss =	6		11	P1[4], EXTCLK
I2C SCL, P1[1] =	7		10	P1[2]
I2C SCL, P1[1]	7 8		10 9	 P1[2] P1[0], I2C SDA



Absolute Maximum Ratings

Table 8. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
T _{BAKETIME}	Bake Time	See package label	-	72	Hours	
T _A	Ambient temperature with power applied	-40	-	+85	°C	
V _{DD}	Supply voltage on V_{DD} relative to V_{SS}	-0.5	-	+6.0	V	
V _{IO}	DC input voltage	V _{SS} - 0.5	-	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tri-state	V _{SS} - 0.5	-	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	_	-	V	Human Body Model ESD.
LU	Latch up current	-	—	200	mA	

Operating Temperature

Table 9. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	
Τ _J	Junction temperature	-40	1	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 34. You must limit the power consumption to comply with this requirement.



Table 12 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4 V to 3.0 V and -40 °C $\leq T_A \leq 85$ °C. Typical parameters are measured at 2.7 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	
V _{OH}	High output level	V _{DD} - 0.4	Ι	-	V	I_{OH} = 2.5 mA (6.25 typical), V_{DD} = 2.4 to 3.0 V (16 mA maximum, 50 mA typical combined I_{OH} budget).
V _{OL}	Low output level	-	-	0.75	V	I_{OL} = 10 mA, V_{DD} = 2.4 to 3.0 V (90 mA maximum combined I_{OL} budget).
I _{OH}	High level source current	2.5	Ι		mA	$V_{OH} = V_{DD}$ -0.4 V. See the limitations of the total current in the Note for V_{OH} .
I _{OL}	Low Level Sink Current	10	_	_	mA	$V_{OL} = 0.75$ V. See the limitations of the total current in the Note for VOL.
V _{IL}	Input low level	-	Ι	0.75	V	V _{DD} = 2.4 to 3.0.
V _{IH}	Input high level	2.0	-	-	V	V _{DD} = 2.4 to 3.0.
V _H	Input hysteresis	-	60	-	mV	
IIL	Input leakage (absolute value)	-	1	-	nA	Gross tested to 1 µA.
C _{IN}	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. Temp = $25 \degree C$.
C _{OUT}	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. Temp = $25 \degree C$.

Table 12. 2.7-V DC GPIO Specifications

DC Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 13. 5-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value)	-	2.5	15	mV	
TCV _{OSOA}	Average input offset voltage drift	_	10	-	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	-	200	-	pА	Gross tested to 1 μ A.
C _{INOA}	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common mode voltage range	0.0	-	V _{DD} - 1	V	
G _{OLOA}	Open loop gain	80	-	-	dB	
I _{SOA}	Amplifier supply current	_	10	30	μA	



Table 14. 3.3-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value)	Ι	2.5	15	mV	
TCV _{OSOA}	Average input offset voltage drift	Ι	10	-	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	Ι	200	-	pА	Gross tested to 1 μ A.
C _{INOA}	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common mode voltage range	0	-	V _{DD} - 1	V	
G _{OLOA}	Open loop gain	80	-	-	dB	
I _{SOA}	Amplifier supply current	_	10	30	μA	

Table 15. 2.7-V DC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value)	-	2.5	15	mV	
TCV _{OSOA}	Average input offset voltage drift	-	10	-	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	-	200	-	pА	Gross tested to 1 µA.
C _{INOA}	Input capacitance (Port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common mode voltage range	0	-	V _{DD} - 1	V	
G _{OLOA}	Open loop gain	80	-	-	dB	
I _{SOA}	Amplifier supply current	-	10	30	μΑ	

DC Low Power Comparator Specifications

Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 16. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	V _{DD} - 1	V	
I _{SLPC}	LPC supply current	-	10	40	μΑ	
VOSLPC	LPC voltage offset	-	2.5	30	mV	



Table 22. 2.7-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO12}	IMO frequency for 12 MHz	11.5	12	12.7 ^[15]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 1.
F _{IMO6}	IMO frequency for 6 MHz	5.5	6	6.5 ^[15]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 6 on page 13. SLIMO mode = 1.
F _{CPU1}	CPU frequency (2.7 V nominal)	0.093	3	3.15 ^[15]	MHz	24 MHz only for SLIMO mode = 0.
F _{BLK27}	Digital PSoC block frequency (2.7 V nominal)	0	12	12.5 ^[15]	MHz	Refer to the section AC Digital Block Specifications on page 26.
F _{32K1}	ILO frequency	8	32	96	kHz	
F _{32K_U}	ILO untrimmed frequency	5	_	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the PSoC Technical Reference Manual for details on this timing.
t _{XRST}	External reset pulse width	10	-	-	μs	
DC _{ILO}	ILO duty cycle	20	50	80	%	
F _{MAX}	Maximum frequency of signal on row input or row output	-	-	12.3	MHz	
SR _{POWER_UP}	Power supply slew rate	-	-	250	V/ms	V _{DD} slew rate during power up.
t _{POWERUP}	Time from end of POR to CPU executing code	_	16	100	ms	Power up from 0 V. See the system resets section of the PSoC Technical Reference Manual.
t _{jit_IMO}	12-MHz IMO cycle-to-cycle jitter (RMS) ^[16]	-	400	1000	ps	
	12-MHz IMO long term N cycle-to-cycle jitter (RMS) ^[16]	-	600	1300	ps	N = 32
	12-MHz IMO period jitter (RMS) ^[16]	-	100	500	ps	

Notes 15. 2.4 V < V_{DD} < 3.0 V. 16. Refer to the application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information on jitter specifications.



AC Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Table 25. 5-V and 3.3-V AC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{COMP1}	Comparator mode response time, 50 mVpp signal centered on reference	-	-	100	ns	
T _{COMP2}	Comparator mode response time, 2.5 V input, 0.5 V overdrive	-	-	300	ns	

Table 26. 2.7V AC Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{COMP1}	Comparator mode response Time, 50 mVpp signal centered on Ref	-	-	600	ns	
T _{COMP2}	Comparator mode response time, 1.5 V input, 0.5 V overdrive	-	-	300	ns	

AC Low Power Comparator Specifications

Table 27 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 27. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	-	-	50	μS	≥ 50 mV overdrive comparator
						reference set within V _{REFLPC} .



AC Digital Block Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency				•	
	$V_{DD} \ge 4.75 \text{ V}$	_	_	49.2	MHz	
	V _{DD} < 4.75 V	-	-	24.6	MHz	
Timer	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 V$	_	_	49.2	MHz	
	No capture, V _{DD} < 4.75 V	-	-	24.6	MHz	
	With capture	-	_	24.6	MHz	
	Capture pulse width	50 ^[17]	_	_	ns	
Counter	Input clock frequency				I	
	No enable input, $V_{DD} \ge 4.75 V$	-	_	49.2	MHz	
	No enable input, V _{DD} < 4.75 V	-	_	24.6	MHz	
	With enable input	-	-	24.6	MHz	
	Enable input pulse width	50 ^[17]	_	-	ns	
Dead Band	Kill pulse width					
	Asynchronous restart mode	20	-	_	ns	
	Synchronous restart mode	50 ^[17]	-	-	ns	
	Disable mode	50 ^[17]	-	-	ns	
	Input clock frequency					
	$V_{DD} \ge 4.75 \text{ V}$	-	_	49.2	MHz	
	V _{DD} < 4.75 V	_	_	24.6	MHz	
CRCPRS	Input clock frequency					
(PRS	$V_{DD} \ge 4.75 \text{ V}$	-	-	49.2	MHz	
wode)	V _{DD} < 4.75 V	-	_	24.6	MHz	
CRCPRS (CRC	Input clock frequency	_	-	24.6	MHz	
Mode)						
SPIM	Input clock frequency	-	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 ^[17]	I	-	ns	
Transmitter	Input clock frequency				I	The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	_	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	_	24.6	MHz	
	V _{DD} < 4.75 V	-	_	24.6	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75$ V, 2 stop bits	_	-	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	_	-	24.6	MHz	1
	V _{DD} < 4.75 V	_	-	24.6	MHz	1

Note 17.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



Table 29. 2.7-V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Block input clock frequency			12.7	MHz	2.4 V < V _{DD} < 3.0 V.
Timer	Capture pulse width	100 ^[18]	_	_	ns	
	Input clock frequency, with or without Capture	-	_	12.7	MHz	
Counter	Enable input pulse width	100	_	-	ns	
	Input clock frequency, no enable input	-	_	12.7	MHz	
	Input clock frequency, enable input	-	_	12.7	MHz	
Dead Band	Kill pulse width:					
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	100	-	-	ns	
	Disable mode	100	-	-	ns	
	Input clock frequency	-	_	12.7	MHz	
CRCPRS (PRS Mode)	Input clock frequency	-	-	12.7	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	_	12.7	MHz	
SPIM	Input clock frequency	-	-	6.35	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input Clock (SCLK) Frequency	-	-	4.1	MHz	
	Width of SS_Negated between transmissions	100	_	-	ns	
Transmitter	Input clock frequency	_	-	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.
Receiver	Input clock frequency	_	-	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.

AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 30. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency	0.093	-	24.6	MHz	
_	High period	20.6	-	5300	ns	
-	Low period	20.6	-	-	ns	
_	Power up IMO to switch	150	-	-	μS	

Note 18. 100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).



Table 31. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU clock divide by 1	0.093	-	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater	0.186	_	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
-	High period with CPU clock divide by 1	41.7	-	5300	ns	
-	Low period with CPU clock divide by 1	41.7	_	_	ns	
_	Power up IMO to switch	150	_	_	μS	

Table 32. 2.7-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU clock divide by 1	0.093	_	6.06	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater	0.186	_	12.12	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
-	High period with CPU clock divide by 1	83.4	_	5300	ns	
-	Low period with CPU clock divide by 1	83.4	_	_	ns	
-	Power up IMO to switch	150	_	_	μS	



Figure 11. 16-Pin (150-Mil) SOIC





Figure 12. 24-Pin (4x4) QFN



PART #	DESCRIPTION
LF24A	STANDARD
LY24A	LEAD FREE

51-85203 *C



Development Tool Selection

This section presents the development tools available for all current PSoC based devices including the CY8CLED02 EZ-Color family.

Software Tools

PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality in-circuit emulator (ICE)) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the USB port. The base unit is universal and will operate with all PSoC based devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the device on the target board and performs full speed (24 MHz) operation.

I²C to USB Bridge

The I^2C to USB Bridge is a quick and easy link from any design or application's I^2C bus to a PC via USB for design testing, debugging and communication.

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows you to program PSoC based devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample

- 28-Pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

Device Programmers

All device programmers are sold at the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg Programming Unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment. **Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable



Acronyms

Table 40 lists the acronyms that are used in this document.

Table 40.	Acronyms	Used in	this	Datasheet
-----------	----------	---------	------	-----------

Acronym	Description	Acronym	Description
AC	alternating current	LPC	low power comparator
ADC	analog-to-digital converter	MIPS	million instructions per second
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	POR	power-on reset
CRC	cyclic redundancy check	PPOR	precision power on reset
СТ	continuous time	PRS	pseudo-random sequence
DAC	digital-to-analog converter	PSoC®	Programmable System-on-Chip
DC	direct current	PWM	pulse-width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	SC	switched capacitor
I/O	input/output	SRAM	static random access memory
ICE	in-circuit emulator	SLIMO	slow IMO
IDE	integrated development environment	SMP	switch mode pump
ILO	internal low speed oscillator	SOIC	small-outline integrated circuit
IMO	internal main oscillator	SPI TM	serial peripheral interface
IrDA	infrared data association	SROM	supervisory read only memory
ISSP	in-system serial programming	UART	universal asynchronous receiver / transmitter
LCD	liquid crystal display	USB	universal serial bus
LED	light-emitting diode	XRES	external reset
LVD	low-voltage detect	WDT	watchdog timer

Reference Documents

Design Aids – Reading and Writing PSoC[®] Flash – AN2015 (001-40459)

Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at http://www.amkor.com.



Document Conventions

Units of Measure

Table 41 lists the units of measure.

Table 41. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μs	microsecond
dB	decibels	μH	micro henry
kHz	kilohertz	ps	picosecond
kΩ	kilo ohm	mV	millivolt
mA	milliampere	V	volt
mH	millihenry	%	percent
MHz	megahertz	μV	microvolt
nA	nano ampere	W	watt
pА	pico ampere	mm	millimeter
pF	picofarad	ns	nanosecond
μΑ	microampere	mVpp	millivolts peak-to-peak
μF	microfarad	ms	millisecond

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

Glossary

active high	1. A logic signal having its asserted state as the logic 1 state.
	2. A logic signal having the logic 1 state as the higher voltage of the two states.
analog blocks	The basic programmable opamp circuits. These are switched capacitor (SC) and continuous time (CT) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.
Application programming interface (API)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
bandwidth	1. The frequency range of a message or information processing system measured in hertz.
	 The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



Glossary (continued)

master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .
microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	 A disturbance that affects a signal and that may distort the information carried by the signal. The random variations of one or more characteristics of any entity such as voltage, current, or data.
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
Phase-locked loop (PLL)	An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
Power-on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is one type of hardware reset.
PSoC [®]	Cypress Semiconductor's PSoC [®] is a registered trademark and Programmable System-on- Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse-width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurand
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.



Glossary (continued)

serial	1. Pertaining to a process in which all events occur one after the other.
	2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.
shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code, operating from flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
svnchronous	1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.
,	2. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <i>API</i> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning "voltage source." The most negative power supply signal.
Watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-13704 Rev. *G

Revised October 14, 2011

Page 44 of 44

PSoC Designer[™] and EZ-Color[™] are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corporation. Purchase of I²C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.