



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x12b; D/A 1x8b, 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1788t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagram – 40-Pin PDIP



PIC16(L)F1788/9

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Ban	k 29 (Continue	d)									
ED1h	PSMC3CON	PSMC3EN	PSMC3LD	P3DBFE	P3DBRE		P3MOE	DE<3:0>		0000 0000	0000 0000
ED2h	PSMC3MDL	P3MDLEN	P3MDLPOL	P3MDLBIT	—		P3MSF	RC<3:0>		000- 0000	000- 0000
ED3h	PSMC3SYNC	P3POFST	P3PRPOL	P3DCPOL	—	—		P3SYNC<2:0>	>	000000	000000
ED4h	PSMC3CLK	—	—	P3CPF	RE<1:0>	—	—	P3CSF	RC<1:0>	0000	0000
ED5h	PSMC3OEN	—	—	—	—	—	—	P3OEB	P3OEA	00	00
ED6h	PSMC3POL	—	P3INPOL	-	—	—	—	P3POLB	P3POLA	-000	-000
ED7h	PSMC3BLNK	—	—	P3FEB	BM<1:0>	—	—	P3REB	8M<1:0>	0000	0000
ED8h	PSMC3REBS	P3REBSIN	—	-	P3REBSC4	P3REBSC3	P3REBSC2	P3REBSC1	—	00 000-	00 000-
ED9h	PSMC3FEBS	P3FEBSIN	—	_	P3FEBSC4	P3FEBSC3	P3FEBSC2	P3FEBSC1	—	00 000-	00 000-
EDAh	PSMC3PHS	P3PHSIN	—	_	P3PHSC4	P3PHSC3	P3PHSC2	P3PHSC1	P3PHST	00 0000	00 0000
EDBh	PSMC3DCS	P3DCSIN	—	_	P3DCSC4	P3DCSC3	P3DCSC2	P3DCSC1	P3DCST	00 0000	00 0000
EDCh	PSMC3PRS	P3PRSIN	—	_	P3PRSC4	P3PRSC3	P3PRSC2	P3PRSC1	P3PRST	00 0000	00 0000
EDDh	PSMC3ASDC	P3ASE	P3ASDEN	P3ARSEN	—	—	—	—	P3ASDOV	0000	0000
EDEh	PSMC3ASDL	—	—	_	—	—	—	P3ASDLB	P3ASDLA	00	00
EDFh	PSMC3ASDS	P3ASDSIN	—	_	P3ASDSC4	P3ASDSC3	P3ASDSC2	P3ASDSC1	—	00 000-	00 000-
EE0h	PSMC3INT	P3TOVIE	P3TPHIE	P3TDCIE	P3TPRIE	P3TOVIF	P3TPHIF	P3TDCIF	P3TPRIF	0000 0000	0000 0000
EE1h	PSMC3PHL	Phase Low Co	unt							0000 0000	0000 0000
EE2h	PSMC3PHH	Phase High Co	ount							0000 0000	0000 0000
EE3h	PSMC3DCL	Duty Cycle Lo	w Count							0000 0000	0000 0000
EE4h	PSMC3DCH	Duty Cycle Hig	gh Count							0000 0000	0000 0000
EE5h	PSMC3PRL	Period Low Co	ount							0000 0000	0000 0000
EE6h	PSMC3PRH	Period High C	ount							0000 0000	0000 0000
EE7h	PSMC3TMRL	Time base Lov	v Counter							0000 0001	0000 0001
EE8h	PSMC3TMRH	Time base Hig	h Counter							0000 0000	0000 0000
EE9h	PSMC3DBR	Rising Edge D	ead-band Co	unter						0000 0000	0000 0000
EEAh	PSMC3DBF	Falling Edge D	ead-band Co	unter						0000 0000	0000 0000
EEBh	PSMC3BLKR	Rising Edge B	lanking Count	ter						0000 0000	0000 0000
EECh	PSMC3BLKF	Falling Edge E	lanking Coun	ter						0000 0000	0000 0000
EEDh	PSMC3FFA	_	_	—	_	Frac	ctional Frequer	ncy Adjust Reg	gister	0000	0000
EEEh	PSMC3STR0	_	_	—	_	_	_	P3STRB	P3STRA	01	01
EEFh	PSMC3STR1	P3SSYNC	_	_	_	_	_	P3LSMEN	P3HSMEN	000	000

TABLE 3-12: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

1: These registers can be addressed from any bank.

2: Unimplemented, read as '1'.

3: PIC16(L)F1789 only.

4: PIC16F1788/9 only.

Note

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.4** "Write **Protection**" for more information.

4.3.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 12.5 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations. For more information on checksum calculation, see the *"PIC16(L)F178X Memory Programming Specification"* (DS41457).

6.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4x PLL must fall within specifications. See the PLL Clock Timing Specifications in **Section 30.0 "Electrical Specifications**".

The 4x PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Words to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Words is programmed to a '1', then the value of SPLLEN is ignored.

6.2.1.5 TIMER1 Oscillator

The Timer1 oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 6.3 "Clock Switching"** for more information.

FIGURE 6-5: QUARTZ CRYSTAL OPERATION (TIMER1



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

	8-2: I	NTERRUPT						
OSC1	M							
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKR			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	РС	PC	+1	0004h	0005h		
Execute	1 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	РС	+2	0004h	0005h
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)

9.2 Low-Power Sleep Mode

"F" devices contain an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode. "F" devices allow the user to optimize the operating current in Sleep, depending on the application requirements.

A Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. With this bit set, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

9.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

9.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the normal power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)
- Note: "LF" devices do not have a configurable Low-Power Sleep mode. "LF" devices are an unregulated device and are always in the lowest power state when in Sleep, with no wake-up time penalty. These devices have a lower maximum VDD and I/O voltage than "F" devices. See Section 31.0 "Electrical Specifications" for more information.

11.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 11-1: WATCHDOG TIMER BLOCK DIAGRAM



EXAMPLE 12-6: WRITING TO FLASH PROGRAM MEMORY

;	This	write routi	ne assumes the f	Collowing:					
;	1. Tł	ne 16 bytes	of data are load	led, starting at the address in DATA_ADDR					
;	2. Ea	ach word of	data to be writt	en is made up of two adjacent bytes in DATA_ADDR,					
;	st	ored in lit	tle endian forma	at					
;	3. A	valid start	ing address (the	e least significant bits = 0000) is loaded in ADDRH:ADDRL					
;	; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM)								
;	;								
	BOE INTCON GIE : Disable into so required sequences will even to properly								
		DANKGET	FENDRU	· Dank 2					
		MOVE	ADDU W	· Load initial addrogg					
		MOVE	ADDRH,W						
		MOVWF	LLADRH	·					
		MOVE	ADDRL,W	i .					
		MOVWF	LEADRL	/					
		MOVLW	LOW DATA_ADDR	, Load Initial data address					
		MOVWF	FSRUL	/					
		MOVLW	HIGH DATA_ADDR	i Load initial data address					
		MOVWF.	FSRUH	<i>i</i>					
		BSF	EECON1,EEPGD	; Point to program memory					
		BCF	EECON1,CFGS	; Not configuration space					
		BSF	EECON1,WREN	; Enable writes					
		BSF	EECON1,LWLO	; Only Load Write Latches					
LC	OP								
		MOVIW	FSR0++	; Load first data byte into lower					
		MOVWF	EEDATL	;					
		MOVIW	FSR0++	; Load second data byte into upper					
		MOVWF	EEDATH	;					
		MOVF	EEADRL,W	; Check if lower bits of address are '000'					
		XORLW	0x0F	; Check if we're on the last of 16 addresses					
		ANDLW	0x0F	;					
		BTFSC	STATUS , Z	; Exit if last of 16 words,					
		GOTO	START_WRITE	;					
		MOVLW	55h	; Start of required write sequence:					
		MOVWF	EECON2	; Write 55h					
	- e	MOVLW	0AAh	;					
	rec	MOVWF	EECON2	; Write AAh					
	dui	BSF	EECON1,WR	; Set WR bit to begin write					
	Sec.	NOP		; Any instructions here are ignored as processor					
	_ 0,			; halts to begin write sequence					
		NOP		; Processor will stop here and wait for write to complete.					
				; After write processor continues with 3rd instruction.					
		INCF	EEADRL, F	; Still loading latches Increment address					
		GOTO	LOOP	; Write next latches					
ST	ART V	VR T T F.							
01		BCF	EECON1 . LWLO	; No more loading latches - Actually start Flash program					
				; memory write					
		MOVLW	55h	; Start of required write sequence:					
		MOVWE	EECON2	; Write 55h					
	 8	MOVIW	0AAh	;					
	ence	MOVWF	EECON2	; Write AAh					
	nb	BSF	EECON1.WR	; Set WR bit to begin write					
	Se Re	NOP	,	; Any instructions here are ignored as processor					
		1101		; halts to begin write sequence					
		NOP		; Processor will stop here and wait for write complete					
				will been note and wate for write complete.					
				; after write processor continues with 3rd instruction					
		BCF	EECON1,WREN	; Disable writes					
		BSF	INTCON, GIE	; Enable interrupts					
1		-							

21.7 Comparator Negative Input Selection

The CxNCH<2:0> bits of the CMxCON0 register direct an analog input pin or analog ground to the inverting input of the comparator:

- CxIN- pin
- Analog Ground

Some inverting input selections share a pin with the operational amplifier output function. Enabling both functions at the same time will direct the operational amplifier output to the comparator inverting input.

Note: To use CxINy+ and CxINy- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

21.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 31.0** "**Electrical Specifications**" for more details.

21.9 Zero Latency Filter

In high-speed operation, and under proper circuit conditions, it is possible for the comparator output to oscillate. This oscillation can have adverse effects on the hardware and software relying on this signal. Therefore, a digital filter has been added to the comparator output to suppress the comparator output oscillation. Once the comparator output changes, the output is prevented from reversing the change for a nominal time of 20 ns. This allows the comparator output to stabilize without affecting other dependent devices. Refer to Figure 21-3.

FIGURE 21-3: COMPARATOR ZERO LATENCY FILTER OPERATION



21.11 Register Definitions: Comparator Control

REGISTER 21-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0			
CxON	CxOUT	CxOE	CxPOL	CxZLF	CxSP	CxHYS	CxSYNC			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7	CxON: Comp 1 = Compara 0 = Compara	barator Enable tor is enabled tor is disabled a	bit and consumes	s no active pow	er					
bit 6	CxOUT: Com	nparator Output (inverted polar	bit ity):							
	1 = CxVP < 0	CxVN CxVN								
	$\frac{16 \text{ CxPOL} = 0}{16 \text{ CxPOL} = 0}$	(non-inverted p	<u>oolarity):</u>							
	1 = CxVP > 0	CxVN								
bit 5	0 = CXVP < 0	CXVIN	- 							
DIL D	LXUE: Comparator Output Enable bit 1 = CXOUT is present on the CXOUT pin. Requires that the associated TRIS hit be cleared to actually									
	drive the 0 = CxOUT i	pin. Not affecte	ed by CxON.							
bit 4	CxPOL: Com	nparator Output	Polarity Selec	ct bit						
	1 = Comparator output is inverted									
bit 3	Cx71 F: Comparator Zero Latency Filter Enable bit									
	1 = Compara 0 = Compara	tor output is filte	ered filtered							
bit 2	CxSP: Comp	CxSP: Comparator Speed/Power Select bit								
	1 = Compara 0 = Compara	tor operates in tor operates in	normal power low-power, lov	, higher speed w-speed mode	mode					
bit 1	CxHYS: Com	nparator Hyster	esis Enable bi	t						
	1 = Compara	ator hysteresis	enabled							
	0 = Compara	ator hysteresis	disabled							
bit 0	CxSYNC: Co	omparator Outp	ut Synchronou	is Mode bit						
	1 = Compara Output u 0 = Compara	ator output to T pdated on the f ator output to Ti	imer1 and I/C alling edge of mer1 and I/O) pin is synchro Timer1 clock s pin is asynchro	onous to chanç ource. onous.	jes on Timer1	clock source.			

26.3.2 COMPLEMENTARY PWM

The complementary PWM uses the same events as the single PWM, but two waveforms are generated instead of only one.

The two waveforms are opposite in polarity to each other. The two waveforms may also have dead-band control as well.

26.3.2.1 Mode Features and Controls

- Dead-band control available
- PWM primary output can be steered to the following pins:
 - PSMCxA
 - PSMCxC
 - PSMCxE
- PWM complementary output can be steered to the following pins:
 - PSMCxB
 - PSMCxD
 - PSMCxE

26.3.2.2 Waveform Generation

Rising Edge Event

- · Complementary output is set inactive
- Optional rising edge dead band is activated
- Primary output is set active

Falling Edge Event

- · Primary output is set inactive
- Optional falling edge dead band is activated
- · Complementary output is set active

Code for setting up the PSMC generate the complementary single-phase waveform shown in Figure 26-5, and given in Example 26-2.

EXAMPLE 26-2: COMPLEMENTARY SINGLE-PHASE SETUP

	Complomor	tary Single phage DWM DSMC getup
΄.		cary single-phase PWM PSMc secup
΄.	Fully Syl	10
΄.	Period =	
;	Duty cycl	e = 50%
i	Deadband	= 93./5 +15.6/-0 ns
	BANKSEL	PSMCICON
	MOVLW	0x02 ; set period
	MOVWF	PSMC1PRH
	MOVLW	0x7F
	MOVWF	PSMC1PRL
	MOVLW	0x01 ; set duty cycle
	MOVWF	PSMC1DCH
	MOVLW	0x3F
	MOVWF	PSMC1DCL
	CLRF	PSMC1PHH ; no phase offset
	CLRF	PSMC1PHL
	MOVLW	0x01 ; PSMC clock=64 MHz
	MOVWF	PSMC1CLK
;	output or	A, normal polarity
	MOVLW	B'00000011'; A and B enables
	MOVWF	PSMC10EN
	MOVWF	PSMC1STR0
	CLRF	PSMC1POL
;	set time	base as source for all events
	BSF	PSMC1PRS, P1PRST
	BSF	PSMC1PHS, P1PHST
	BSF	PSMC1DCS, P1DCST
;	set risir	ng and falling dead-band times
	MOVLW	D'6'
	MOVWF	PSMC1DBR
	MOVWF	PSMC1DBF
;	enable PS	SMC in Complementary Single Mode
;	this also	loads steering and time buffers
;	and enabl	es rising and falling deadbands.
	MOVLW	B'11110001'
	MOVWF	PSMC1CON
	BANKSEL	TRISC
	BCF	TRISC, 0 ; enable pin drivers

FIGURE 26-5: COMPLEMENTARY PWM WAVEFORM – PSMCXSTR0 = 03H



BCF

TRISC, 1

26.3.8 PULSE-SKIPPING PWM WITH COMPLEMENTARY OUTPUTS

The pulse-skipping PWM is used to generate a series of fixed-length pulses that may or not be triggered at each period event. If any of the sources enabled to generate a rising edge event are high when a period event occurs, a pulse will be generated. If the rising edge sources are low at the period event, no pulse will be generated.

The rising edge occurs based upon the value in the PSMCxPH register pair.

The falling edge event always occurs according to the enabled event inputs without qualification between any two inputs.

26.3.8.1 Mode Features

- · Dead-band control is available
- · No steering control available
- Primary PWM is output on only PSMCxA.
- · Complementary PWM is output on only PSMCxB.

26.3.8.2 Waveform Generation

Rising Edge Event

If any enabled asynchronous rising edge event = 1 when there is a period event, then upon the next synchronous rising edge event:

- · Complementary output is set inactive
- Dead-band rising is activated (if enabled)
- · Primary output is set active

Falling Edge Event

- · Primary output is set inactive
- Dead-band falling is activated (if enabled)
- · Complementary output is set active

Note: To use this mode, an external source must be used for the determination of whether or not to generate the set pulse. If the phase time base is used, it will either always generate a pulse or never generate a pulse based on the PSMCxPH value.

FIGURE 26-11: PULSE-SKIPPING WITH COMPLEMENTARY OUTPUT PWM WAVEFORM



PIC16(L)F1788/9

26.12 Register Definitions: PSMC Control

REGISTER 26-1: PSMCxCON: PSMC CONTROL REGISTER

R/W-0/0	R/W/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PSMCxEN PSMCxLD PxDBFE PxDBRE PxMODE<3:0>							
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	PSMCxEN: P	SMC Module I	Enable bit				
	1 = PSMCX 0 = PSMCX	module is enal	bled				
bit 6		SMC Load But	fer Enable bit				
Sito	1 = PSMCx 0 = PSMCx	registers are re buffer update of	eady to be up complete	dated with the a	appropriate regi	ster contents	
bit 5	PxDBFE: PS	MC Falling Edg	je Dead-Band	I Enable bit			
	1 = PSMCx	falling edge de	ad band enab	bled			
bit 4		MC Dising Edge	au banu uisai	ulea			
DIL 4			je Deau-Banu				
	0 = PSMCx	rising edge de	ad band disab	bled			
bit 3-0	PxMODE<3:0	D> PSMC Oper	ating Mode bi	its			
	1111 = Rese	erved .	U				
	1110 = Rese	erved					
	1101 = Rese	erved	٨/٨/				
	1011 = Fixed	d dutv cvcle. va	ariable frequer	ncv. compleme	ntarv PWM		
	1010 = Fixed	d duty cycle, va	ariable frequer	ncy, single PWI	M		
	1001 = ECC	P compatible F	ull-Bridge for	ward output			
	1000 = ECC	P compatible F	ull-Bridge rev	erse output			
	0110 = Pulse	e-skipping Will	M output	ary output			
	0101 = Push	n-pull with four	full-bridge out	puts and comp	lementary outpu	uts	
	0100 = Push	n-pull with four	full-bridge out	puts			
	0011 = Push	1-pull with com	plementary of	liputs			
	0001 = Sing	le PWM with c	omplementary	output (with P	WM steering ca	pability)	
	0000 = Sing	le PWM wavef	orm generatio	n (with PWM st	teering capabilit	y)	

REGISTER 26-11: PSMCxREBS: PSMC RISING EDGE BLANKED SOURCE REGISTER

R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0
PyREBSIN			PyREBSC4	PyREBSC3	PyREBSC2	PyREBSC1	
hit 7			1 XILEBOO4	T XILEBOOD	T XILEBOO2	TXICEBOOT	bit 0
Dit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as '0)'	
u = Bit is unchang	ged	x = Bit is unknow	wn	-n/n = Value at	POR and BOR/Val	ue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleare	ed				
bit 7	PxREBSIN: PS 1 = PSMCxIN 0 = PSMCxIN	MCx Rising Edge I pin cannot cause I pin is not blanke	e Event Blanked e a rising or falli ed	from PSMCxIN ng event for the	oin duration indicated I	by the PSMCxBL	NK register
bit 6-5	Unimplemente	d: Read as '0'					
bit 4	PxREBSC4: PS 1 = sync_C40 0 = sync_C40	SMCx Rising Edge OUT cannot cause OUT is not blanke	e Event Blanked e a rising or falli d	I from sync_C4O ng event for the	UT duration indicated I	by the PSMCxBL	NK register
bit 3	PxREBSC3: PS 1 = sync_C30 0 = sync_C30	SMCx Rising Edge OUT cannot cause OUT is not blanke	e Event Blanked e a rising or falli d	I from sync_C3O ng event for the	UT duration indicated I	by the PSMCxBL	NK register
bit 2	PxREBSC2: PS 1 = sync_C20 0 = sync_C20	SMCx Rising Edge OUT cannot cause OUT is not blanke	e Event Blanked e a rising or falli d	I from sync_C2O ng event for the	UT duration indicated I	by the PSMCxBL	NK register
bit 1	PxREBSC1: PS 1 = sync_C10 0 = sync_C10	MCx Rising Edge DUT cannot cause DUT is not blanke	e Event Blanked e a rising or falli d	I from sync_C1O ng event for the o	UT duration indicated b	by the PSMCxBL	NK register
bit 0	Unimplemente	d: Read as '0'					

REGISTER 26-12: PSMCxFEBS: PSMC FALLING EDGE BLANKED SOURCE REGISTER

R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0
PxFEBSIN	—	—	PxFEBSC4	PxFEBSC3	PxFEBSC2	PxFEBSC1	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	PxFEBSIN: PSMCx Falling Edge Event Blanked from PSMCxIN pin1 =PSMCxIN pin cannot cause a rising or falling event for the duration indicated by the PSMCxBLNK register0 =PSMCxIN pin is not blanked
bit 6-5	Unimplemented: Read as '0'
bit 4	PxFEBSC4: PSMCx Falling Edge Event Blanked from sync_C4OUT 1 = sync_C4OUT cannot cause a rising or falling event for the duration indicated by the PSMCxBLNK register 0 = sync_C4OUT is not blanked
bit 3	 PxFEBSC3: PSMCx Falling Edge Event Blanked from sync_C3OUT 1 = sync_C3OUT cannot cause a rising or falling event for the duration indicated by the PSMCxBLNK register 0 = sync_C3OUT is not blanked
bit 2	 PxFEBSC2: PSMCx Falling Edge Event Blanked from sync_C2OUT 1 = sync_C2OUT cannot cause a rising or falling event for the duration indicated by the PSMCxBLNK register 0 = sync_C2OUT is not blanked
bit 1	PxFEBSC1: PSMCx Falling Edge Event Blanked from sync_C1OUT 1 = sync_C1OUT cannot cause a rising or falling event for the duration indicated by the PSMCxBLNK register 0 = sync_C1OUT is not blanked
bit 0	Unimplemented: Read as '0'

PIC16(L)F1788/9

TABLE 26-5:	SUMMARY OF REGISTERS ASSOCIATED WITH PSMO

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	97
ODCONC	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	148
PIE4	PSMC4TIE	PSMC3TIE	PSMC2TIE	PSMC1TIE	PSMC4SIE	PSMC3SIE	PSMC2SIE	PSMC1SIE	101
PIR4	PSMC4TIF	PSMC3TIF	PSMC2TIF	PSMC1TIF	PSMC4SIF	PSMC3SIF	PSMC2SIF	PSMC1SIF	105
PSMCxASDC	PxASE	PxASDEN	PxARSEN	_	—	—	_	PxASDOV	276
PSMCxASDL	_	_	PxASDLF ⁽¹⁾	PxASDLE ⁽¹⁾	PxASDLD ⁽¹⁾	PxASDLC ⁽¹⁾	PxASDLB	PxASDLA	277
PSMCxASDS	PxASDSIN	_	—	PxASDSC4	PxASDSC3	PxASDSC2	PxASDSC1	—	278
PSMCxBLKF	PSMCxBLKF<7:0>							284	
PSMCxBLKR				PSMCxBI	LKR<7:0>				284
PSMCxBLNK	—	—	PxFEBM1	PxFEBM0	—	—	PxREBM1	PxREBM0	271
PSMCxCLK	—	—	PxCPR	E<1:0>	— — PxCSRC<1:0>			C<1:0>	270
PSMCxCON	PSMCxEN	PSMCxLD	PxDBFE	PxDBRE		PxMOE)E<3:0>		265
PSMCxDBF				PSMCxD)BF<7:0>				283
PSMCxDBR	PSMCxDBR<7:0>							283	
PSMCxDCH	PSMCxDC<15:8>							281	
PSMCxDCL	PSMCxDC<7:0>							281	
PSMCxDCS	PxDCSIN	—	—	PxDCSC4	PxDCSC3	PxDCSC2	PxDCSC1	PxDCST	274
PSMCxFEBS	PxFEBSIN	_	_	PxFEBSC4	PxFEBSC3	PxFEBSC2	PxFEBSC1	_	272
PSMCxFFA	_	_	_	PSMCxFFA<3:0>					283
PSMCxINT	PxTOVIE	PxTPHIE	PxTDCIE	PxTPRIE	PxTOVIF	PxTPHIF	PxTDCIF	PxTPRIF	288
PSMCxMDL	PxMDLEN	PxMDLPOL	PxMDLBIT	—	PxMSRC<3:0>				266
PSMCxOEN	_	_	PxOEF ⁽¹⁾	PxOEE ⁽¹⁾	PxOED ⁽¹⁾	PxOEC ⁽¹⁾	PxOEB	PxOEA	270
PSMCxPHH	PSMCxPH<15:8>							280	
PSMCxPHL	PSMCxPH<7:0>							280	
PSMCxPHS	PxPHSIN	_	_	PxPHSC4	PxPHSC3	PxPHSC2	PxPHSC1	PxPHST	273
PSMCxPOL	_	PxPOLIN	PxPOLF ⁽¹⁾	PxPOLE ⁽¹⁾	PxPOLD ⁽¹⁾	PxPOLC ⁽¹⁾	PxPOLB	PxPOLA	271
PSMCxPRH	PSMCxPR<15:8>								282
PSMCxPRL	PSMCxPR<7:0>							282	
PSMCxPRS	PxPRSIN			PxPRSC4	PxPRSC3	PxPRSC2	PxPRSC1	PxPRST	275
PSMCxREBS	PxREBSIN	—	—	PxREBSC4	PxREBSC3	PxREBSC2	PxREBSC1	—	272
PSMCxSTR0	_	_	PxSTRF ⁽¹⁾	PxSTRE ⁽¹⁾	PxSTRD ⁽¹⁾	PxSTRC ⁽¹⁾	PxSTRB	PxSTRA	285
PSMCxSTR1	PxSSYNC	—	—	_	—	—	PxLSMEN	PxHSMEN	287
PSMCxSYNC	PXPOFST PXPRPOL PXDCPOL PXSYNC<2:0>						267		
PSMCxTMRH	PSMCxTMR<15:8>							279	
PSMCxTMRL	PSMCxTMR<7:0>						279		
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLCR2	SRC1	SLRC0	148
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	147

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PSMC module.

Note 1: Unimplemented in PSMC2.

27.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPSTAT register is set, or bit SSPOV of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 27-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See **Section 27.2.3 "SPI Master Mode"** for more detail.

27.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 27-13 and Figure 27-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes idle.

27.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 27-15 displays a module using both address and data holding. Figure 27-16 includes the operation with the SEN bit of the SSPCON2 register set.

- 1. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSPCON3 register to determine if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.

10. Slave clears SSP1IF.

Note: SSP1IF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSP1IF not set

- 11. SSP1IF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

27.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 27.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSP1IF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSP1IF bit is set on the falling edge of the ninth clock pulse.

27.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCL1IF bit of the PIR register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

27.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 27-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSP1IF bit.
- 4. Slave hardware generates an ACK and sets SSP1IF.
- 5. SSP1IF bit is cleared by user.
- 6. Software reads the received address from SSPBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSP1IF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSP1IF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - **Note 1:** If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSP1IF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



REGISTER 27-2: SSPCON1: SSP CONTROL REGISTER 1

R/C/HS_0/C	P/C/HS_0/0	R/M/_0/0	R/M-0/0	R/M/-0/0	R/W_0/0	P/M/_0/0	R/W/_0/0		
WCOI	SSPOV	SSPEN	CKP	10/00-0/0	SSPM<	(3.0>	14/07-0/0		
hit 7	001 01		ÖN		001 M	.0.02	bit 0		
							5.10		
Legend:									
R = Readable	bit	W = Writable bit		U = Unimplemen	ted bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unknowr	n	-n/n = Value at P	OR and BOR/Value a	t all other Resets			
'1' = Bit is set		'0' = Bit is cleared		HS = Bit is set by	hardware	C = User cleared			
bit 7	WCOL: Write Co Master mode: 1 = A write to tf 0 = No collision Slave mode: 1 1 = The SSPBL 0 = No collision	 WCOL: Write Collision Detect bit <u>Master mode:</u> A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started No collision <u>Slave mode:</u> The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) No collision No collision No collision No collision 							
bit 6	SSPOV: Receive In SPI mode: 1 = A new byte Overflow cas setting over SSPBUF re 0 = No overflow In I ² C mode: 1 = A byte is re (must be cl 0 = No overflow	 SSPOV: Receive Overflow Indicator bit⁽¹⁾ In SPI mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software). 0 = No overflow In I²C mode: 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode (must be cleared in software). 							
bit 5	 SSPEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output In SPI mode: 1 = Enables serial port and configures SCK, SDO, SDI and SS as the source of the serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins In I²C mode: 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins⁽³⁾ 0 = Disables serial port and configures these pins as I/O port pins 								
bit 4	CKP: Clock Pola In SPI mode: 1 = Idle state for 0 = Idle state for In I2C Slave mod SCL release cont 1 = Enable clock 0 = Holds clock lo In I2C Master mo Unused in this m	rity Select bit clock is a high level clock is a low level <u>e:</u> trol ow (clock stretch). (' <u>de:</u> ode	Used to ensure d	ata setup time.)					
bit 3-0	$\begin{array}{l} \textbf{SSPM<3:0>:} Syr} \\ 0000 = SPI Mast \\ 0001 = SPI Mast \\ 0010 = SPI Mast \\ 0010 = SPI Mast \\ 0100 = SPI Slave \\ 0100 = SPI Slave \\ 0101 = I^2C Slave \\ 0101 = I^2C Slave \\ 1000 = I^2C Mast \\ 1001 = Reservee \\ 1010 = SPI Mast \\ 1011 = I^2C firmw \\ 1100 = Reservee \\ 1101 = I^2C Slave \\ 1111 = I^2C Slave \\ 111$	achronous Serial Po er mode, clock = Fo er mode, clock = Fo er mode, clock = Fo er mode, clock = Fo er mode, clock = SC e mode, clock = SC e mode, 7-bit addres er mode, 10-bit addres er mode, clock = Fo der mode, clock = Fo for are controlled Mast der mode, 7-bit addres e mode, 7-bit addres	nt Mode Select b DSC/4 DSC/16 DSC/64 WR2 output/2 K pin, <u>SS</u> pin cor K pin, <u>SS</u> pin cor SS DSC / (4 * (SSPADI er mode (Slave id SS with Start and : SSS with Start and :	trol enabled trol disabled, <u>SS</u> ci (D+1)) ⁽⁴⁾ (D+1)) ⁽⁵⁾ dle) Stop bit interrupts e Stop bit interrupts	an be used as I/O pin nabled enabled				
Note 1: 2: \ 3: \ 4: \$ 5: \$	n Master mode, the own When enabled, these p When enabled, the SDA SSPADD values of 0, 1 SSPADD value of '0' is	erflow bit is not set a ins must be properly A and SCL pins must or 2 are not suppor not supported. Use	since each new r y configured as ir st be configured a ted for I ² C mode SSPM = 0000 ir	eception (and trans iput or output. is inputs. istead.	mission) is initiated b	y writing to the SS	PBUF register.		

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	44				
Pitch	е	0.65 BSC				
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Width	E	8.00 BSC				
Exposed Pad Width	E2	6.25	6.45	6.60		
Overall Length	D	8.00 BSC				
Exposed Pad Length	D2	6.25	6.45	6.60		
Terminal Width	b	0.20	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2