

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	35
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 14x12b; D/A 1x8b, 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1789t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RB4/AN11/C3IN1+/SS ⁽¹⁾	RB4	TTL/ST	CMOS	General purpose I/O.
	AN11	AN	_	ADC Channel 11 input.
	C3IN1+	AN	_	Comparator C3 positive input.
	SS	ST	_	Slave Select input.
RB5/AN13/C4IN2-/T1G/CCP3 ⁽¹⁾	RB5	TTL/ST	General purpose I/O.	
SDO ⁽¹⁾ /C3OUT	AN13	AN	_	ADC Channel 13 input.
	C4IN2-	AN	_	Comparator C4 negative input.
	T1G	ST	_	Timer1 gate input.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	SDO	_	CMOS	SPI data output.
	C3OUT	_	CMOS	Comparator C3 output.
RB6/C4IN1+/TX ⁽¹⁾ /CK ⁽¹⁾ /SDI ⁽¹⁾ /	RB6	TTL/ST	CMOS	General purpose I/O.
SDA ⁽¹⁾ /ICSPCLK	C4IN1+	AN		Comparator C4 positive input.
	TX		CMOS	EUSART asynchronous transmit.
	СК	ST	CMOS	EUSART synchronous clock.
	SDI	ST	—	SPI data input.
	SDA	l ² C	OD	I ² C data input/output.
	ICSPCLK	ST	_	Serial Programming Clock.
RB7/DAC1OUT2/DAC2OUT2/	RB7	TTL/ST	CMOS	General purpose I/O.
DAC3OUT2/DAC4OUT2/RX ⁽¹⁾ /	DAC10UT2	_	AN	Voltage Reference output.
DT ⁽¹⁾ /SCK ⁽¹⁾ /SCL ⁽¹⁾ /ICSPDAT	DAC2OUT2	_	AN	Voltage Reference output.
	DAC3OUT2	_	AN	Voltage Reference output.
	DAC4OUT2		AN	Voltage Reference output.
	RX	ST	_	EUSART asynchronous input.
	DT	ST	CMOS	EUSART synchronous data.
	SCK	ST	CMOS	SPI clock.
	SCL	I ² C	OD	I ² C clock.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RC0/T1OSO/T1CKI/PSMC1A	RC0	TTL/ST	CMOS	General purpose I/O.
	T10S0	XTAL	XTAL	Timer1 Oscillator Connection.
	T1CKI	ST	_	Timer1 clock input.
	PSMC1A	_	CMOS	PSMC1 output A.
RC1/T10SI/PSMC1B/CCP2	RC1	TTL/ST	CMOS	General purpose I/O.
	T10SI	XTAL	XTAL	Timer1 Oscillator Connection.
	PSMC1B	_	CMOS	PSMC1 output B.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
RC2/PSMC1C/PSMC3B/CCP1	RC2	TTL/ST	CMOS	General purpose I/O.
	PSMC1C	_	CMOS	PSMC1 output C.
	PSMC3B	_		
	CCP1	ST	CMOS	Capture/Compare/PWM1.

TABLE 1-2: PIC16(L)F1788 PINOUT DESCRIPTION (CONTINUED)

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD
 = Open-Drain

 TTL = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I²C
 = Schmitt Trigger input with I²C

HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be assigned to one of two locations via software. See **Register 13-1**.

2: All pins have interrupt-on-change functionality.

TABLE 3-12: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

		•••						/			
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banl	k 11-15										
58Ch											
 590h		Unimplemente	d							—	—
591h	DAC2CON0	DAC2EN		DAC2OE1	DAC2OE2	DAC2P	SS<1:0>			0-00 00	0-00 00
592h	DAC2CON1					DAC2R<4:0>					0 0000
593h	DAC3CON0	DAC3EN		DAC3OE1	DAC3OE2	DAC3P	SS<1:0>			0-00 00	0-00 00
594h	DAC3CON1					DAC3R<4:0>				0 0000	0 0000
595h	DAC4CON0	DAC4EN		DAC4OE1	DAC4OE2	DAC4OE2 DAC4PSS<1:0>				0-00 00	0-00 00
596h	DAC4CON1						DAC4R<4:0>			0 0000	0 0000
597h 59Fh	_	Unimplemente	d							_	_
Banl	k 16-28										
x0Ch or x8Ch to x1Fh or x9Fh	-	Unimplemente	d							_	

Legend: x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.


Note 1: These registers can be addressed from any bank.

2: Unimplemented, read as '1'.

3: PIC16(L)F1789 only.

4: PIC16F1788/9 only.


FIGURE 3-5: ACCESSING THE STACK EXAMPLE 2



3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.





6.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4x PLL must fall within specifications. See the PLL Clock Timing Specifications in **Section 30.0 "Electrical Specifications**".

The 4x PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Words to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Words is programmed to a '1', then the value of SPLLEN is ignored.


6.2.1.5 TIMER1 Oscillator

The Timer1 oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 6.3 "Clock Switching"** for more information.

FIGURE 6-5: QUARTZ CRYSTAL

OPERATION (TIMER1 OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

10.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The "F" devices have an internal Low Dropout Regulator (LDO) which provide operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The "LF" devices operate at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The $\overline{\text{VCAPEN}}$ bit of Configuration Words determines if which pin is assigned as the VCAP pin. Refer to Table 10-1.

VCAPEN	Pin
1	No VCAP
0	RA6

TABLE 10-1: VCAPEN SELECT BIT

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on the constant current rate, refer to the LDO Regulator Characteristics Table in **Section 31.0 "Electrical Specifications"**.

TABLE 10-2: SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015100	13:8			LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	<u> </u>
CONFIG2	7:0			VCAPEN ⁽¹⁾	_			WRT	<1:0>	60

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

Note 1: "F" devices only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	ADRMD			CHS<4:0>			GO/DONE	ADON	177
ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPRE	F<1:0>	178
ADCON2		TRIGSE	EL<3:0>			CHSN	\ <3:0>		179
ADRESH	A/D Result I	A/D Result Register High							
ADRESL	A/D Result I	A/D Result Register Low							180, 181
ANSELA	ANSA7	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	137
ANSELB	—	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	143
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	97
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	98
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	102
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	136
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	142
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFVF	۲<1:0>	167

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for the ADC module.





FIGURE 20-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	143
CCP1CON	_	_	DC1B	<1:0>		CCP1N	1<3:0>		231
CCP2CON	_	_	DC2B	<1:0>		CCP2N	1<3:0>		231
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	97
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	98
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	102
TMR1H	Holding Regi	ster for the M	ost Significan	t Byte of the	16-bit TMR1 F	Register			209*
TMR1L	Holding Regi	ster for the Le	east Significa	nt Byte of the	16-bit TMR1	Register			209*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	142
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	147
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	217
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS	S<1:0>	218

TABLE 23-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

26.2.1.4 16-bit Duty Cycle Register

The PSMCxDC Duty Cycle register is used to determine a synchronous falling edge event referenced to the 16-bit PSMCxTMR digital counter. A match between the PSMCxTMR and PSMCxDC register values will generate a falling edge event.

The match will generate a duty cycle match interrupt, thereby setting the PxTDCIF bit of the PSMC Time Base Interrupt Control (PSMCxINT) register (Register 26-34).

The 16-bit duty cycle value is accessible to software as two 8-bit registers:

- PSMC Duty Cycle Count Low Byte (PSMCxDCL) register (Register 26-23)
- PSMC Duty Cycle Count High Byte (PSMCxDCH) register (Register 26-24)

The 16-bit duty cycle value is double-buffered before it is presented to the 16-bit time base for comparison. The buffered registers are updated on the first period event Reset after the PSMCxLD bit of the PSMCxCON register is set.

When the period, phase, and duty cycle are all determined from the time base, the effective PWM duty cycle can be expressed as shown in Equation 26-2.

EQUATION 26-2: PWM DUTY CYCLE

 $DUTYCYCLE = \frac{PSMCxDC[15:0] - PSMCxPH[15:0]}{(PSMCxPR[15:0] + 1)}$

26.2.2 0% DUTY CYCLE OPERATION USING TIME BASE

To configure the PWM for 0% duty cycle set PSMCxDC<15:0> = PSMCxPH<15:0>. This will trigger a falling edge event simultaneous with the rising edge event and prevent the PWM from being asserted.

26.2.3 100% DUTY CYCLE OPERATION USING TIME BASE

To configure the PWM for 100% duty cycle set PSMCxDC<15:0> PSMCxPR<15:0>.

This will prevent a falling edge event from occurring as the PSMCxDC<15:0> value and the time base value PSMCxTMR<15:0> will never be equal.

26.2.4 TIME BASE INTERRUPT GENERATION

The Time Base section can generate four unique interrupts:

- Time Base Counter Overflow Interrupt
- Time Base Phase Register Match Interrupt
- Time Base Duty Cycle Register Match Interrupt
- Time Base Period Register Match Interrupt

Each interrupt has an interrupt flag bit and an interrupt enable bit. The interrupt flag bit is set anytime a given event occurs, regardless of the status of the enable bit.

Time base interrupt enables and flags are located in the PSMC Time Base Interrupt Control (PSMCxINT) register (Register 26-34).

PSMC time base interrupts also require that the PSMCxTIE bit in the PIE4 register and the PEIE and GIE bits in the INTCON register be set in order to generate an interrupt. The PSMCxTIF interrupt flag in the PIR4 register will only be set by a time base interrupt when one or more of the enable bits in the PSMCxINT register is set.

The interrupt flag bits need to be cleared in software. However, all PMSCx time base interrupt flags, except PSMCxTIF, are cleared when the PSMCxEN bit is cleared.

Interrupt bits that are set by software will generate an interrupt provided that the corresponding interrupt is enabled.

Note:	Interrupt flags in both the PIE4 and
	PSMCxINT registers must be cleared to
	clear the interrupt. The PSMCxINT flags
	must be cleared first.

26.2.5 PSMC TIME BASE CLOCK SOURCES

There are three clock sources available to the module:

- Internal 64 MHz clock
- Fosc system clock
- · External clock input pin

The clock source is selected with the PxCSRC<1:0> bits of the PSMCx Clock Control (PSMCxCLK) register (Register 26-7).

When the Internal 64 MHz clock is selected as the source, the HFINTOSC continues to operate and clock the PSMC circuitry in Sleep. However, the system clock to other peripherals and the CPU is suppressed.

Note: When the 64 MHz clock is selected, the clock continues to operate in Sleep, even when the PSMC is disabled (PSMCxEN = 0). Select a clock other than the 64 MHz clock to minimize power consumption when the PSMC is not enabled.

The Internal 64 MHz clock utilizes the system clock 4x PLL. When the system clock source is external and the PSMC is using the Internal 64 MHz clock, the 4x PLL should not be used for the system clock.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0				
P3POFST	P3PRPOL	P3DCPOL	—	—		P3SYNC<2:0>					
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared								
bit 7	P3POFST: P3	P3POFST: PSMC3 Phase Offset Control bit									
	1 = sync_ou	1 = sync_out source is phase event and latch set source is synchronous period event									
	0 = sync_ou	ut source is per	iod event and	latch set source	ce is phase eve	nt					
bit 6	P3PRPOL: P	P3PRPOL: PSMC3 Period Polarity Event Control bit									
	0 = Selecte	d asynchronous	s period event	inputs are not	inverted						
bit 5	P3DCPOL: P	P3DCPOL: PSMC3 Duty-cycle Event Polarity Control bit									
		1 = Selected asynchronous duty-cycle event inputs are inverted									
		d asynchronous	5 5	vent inputs are	e not inverted						
bit 4-3	Unimplemen	ted: Read as '	0'								
bit 2-0		>: PSMC3 Perio	•	tion Mode bits							
		/ed - Do not use		AC4 module (s)	vnc_in comes fro		out)				
					nc_in comes fro						
		•		• •	nc_in comes fro		- /				
		•		• •	/nc_in comes fro	m PSMC3 sync	_out)				
	000 = PSMC	3 is synchronize	d with period e	event							

REGISTER 26-5: PSMC3SYNC: PSMC3 SYNCHRONIZATION CONTROL REGISTER

REGISTER 26-19:	PSMCxTMRL: PSMC	TIME BASE COUNTER LOW REGISTER
------------------------	-----------------	--------------------------------

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			PSMCxT	MRL<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Res				
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 **PSMCxTMRL<7:0>:** 16-bit PSMCx Time Base Counter Least Significant bits = PSMCxTMR<7:0>

REGISTER 26-20: PSMCxTMRH: PSMC TIME BASE COUNTER HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1			
			PSMCxT	MRH<7:0>						
bit 7							bit 0			
Legend:										
R = Readable	bit	t W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res							ther Resets			

bit 7-0 PSMCxTMRH<7:0>: 16-bit PSMCx Time Base Counter Most Significant bits

'0' = Bit is cleared

= PSMCxTMR<15:8>

'1' = Bit is set

27.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 27-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 27-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 27-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

27.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	ANSA7	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	137
APFCON1	C2OUTSEL	CCP1SEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL	132
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	97
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	98
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	102
SSP1BUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister		294*		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		340			
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	342
SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	338
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	136
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISA0	147

TABLE 27-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

* Page provides register information.

Note 1: PIC16(L)F1789 only.



RX/DT pin TX/CK pin (SCKP = 0)	X bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	_
TX/CK pin (SCKP = 1) Write to		_
SREN bit		0'
CREN bit <u>'0'</u> RCIF bit (Interrupt) ———— Read		
RCREG	gram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.	

FIGURE 28-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 28-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON1	C2OUTSEL	CC1PSEL	SDOSEL	SCKSEL	SDISEL	TXSEL	RXSEL	CCP2SEL	132
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	356
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	97
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	98
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	102
RCREG	EUSART Receive Data Register								349*
RCSTA	SPEN RX9 SREN CREN ADDEN FERR OERR RX9D							355	
SPBRGL	BRG<7:0>							357	
SPBRGH	BRG<15:8>							357	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	147
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	354

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

* Page provides register information.

31.3 DC Characteristics

TABLE 31-1:SUPPLY VOLTAGE

PIC16LF1788/9				Standard Operating Conditions (unless otherwise stated)							
PIC16F	1788/9										
Param . No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
D001	Vdd	Supply Voltage (VDDMIN, VDDMAX)									
			1.8 2.5	-	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz (Note 2)				
D001			2.3 2.5	_	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz (Note 2)				
D002*	002* VDR RAM Data Retention Voltage ⁽¹⁾										
			1.5	_	_	V	Device in Sleep mode				
D002*			1.7	_	—	V	Device in Sleep mode				
	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V					
	VPORR*	Power-on Reset Rearm Voltage									
			_	0.8	_	V	Device in Sleep mode				
			_	1.5	_	V	Device in Sleep mode				
D003	VFVR	Fixed Voltage Reference	-4	—	4	%	1.024V, VDD \geq 2.5V				
		Voltage ⁽³⁾	-4	_	4	%	$2.048V, VDD \geq 2.5V$				
			-5	_	5	%	$4.096V, VDD \ge 4.75V$				
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	-	V/ms	See Section 5.1 "Power-On Reset (POR)" for details.				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.

3: Industrial temperature range only.

*

TABLE 31-17: 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating Conditions: VDD = 3V, Temperature = 25°C (unless otherw	
	vian stated)
TODEIAUNG CONGINONS. VDD - SV. TEMDEIAIUTE - ZS C TUMESS OMEN	vise sialeo).

oporating										
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DAC01*	CLSB5	Step Size	_	VDD/32	_	V				
DAC02*	CACC5	Absolute Accuracy	_	—	± 1/2	LSb				
DAC03*	CR5	Unit Resistor Value (R)	_	5K	—	Ω				
DAC04*	CST5	Settling Time ⁽²⁾		_	10	μS				

These parameters are characterized but not tested.

Note 1: See Section 32.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

2: Settling time measured while DACR<7:0> transitions from '00000' to '01111'.

TABLE 31-18: 8-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating	Operating Conditions: VDD = 3V, Temperature = 25°C (unless otherwise stated).									
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DAC05*	CLSB8	Step Size	—	VDD/256	_	V				
DAC06*	CACC8	Absolute Accuracy		—	± 1.5	LSb				
DAC07*	CR8	Unit Resistor Value (R)	_	600	_	Ω				
DAC08*	CST8	Settling Time ⁽¹⁾		_	10	μS				
*	These na	rameters are characterized but r	not tastad							

These parameters are characterized but not tested.

Note 1: Settling time measured while DACR<7:0> transitions from ' 0×00 ' to ' $0 \times FF$ '.

FIGURE 31-14: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING





TABLE 31-19: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Characteristic		Max.	Units	Conditions		
US120	ТскН2ртV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns			
	Clock high to data-out valid	1.8-5.5V	—	100	ns				
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	_	45	ns			
	(Master mode)	1.8-5.5V		50	ns				
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V		45	ns			
			1.8-5.5V		50	ns			

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-052C Sheet 1 of 2