



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b, 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1788-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC16(L)F1788/9

		_						
	PC<14:0>							
CALL, CALLW RETURN, RETLW Interrupt, RETFIE								
	Stack Level 0							
	Stack Level 1	_						
	Stack Level 15]						
	Reset Vector	0000h						
	•							
	Interrupt Vector	0004b						
(000411 0005h						
	Page 0	07551						
	Page 1	060011						
		0FFFh						
		1000h						
On-chip	Page 2							
Memory		17FFh						
mennery	Page 3	1800n						
		1FFFh						
	Page 4	2000h						
	•							
	•							
	Page 7	3FFFh						
	Rollover to Page 0	4000h						
	•							
	:							
	Rollover to Page 7	7FFFh						

3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION

Add Index in W to
program counter to
select data
Index0 data
Index1 data
EX
IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The high directive will set bit<7> if a label points to a location in program memory.

6.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

Figure 6-6 shows the external RC mode connections.



FIGURE 6-6: EXTERNAL RC MODES

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

6.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 6.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators and a dedicated Phase-Lock Loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Lock Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 6-3).
- 2. The **MFINTOSC** (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 6-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

8.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 8-1.

FIGURE 8-1: INTERRUPT LOGIC



	8-2: I	NTERRUPT						
OSC1	M							
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKR			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	РС	PC	+1	0004h	0005h		
Execute	1 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	РС	+2	0004h	0005h
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)

8.6 Register Definitions: Interrupt Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF ⁽¹⁾
bit 7							bit 0
r							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	bit 7 GIE: Global Interrupt Enable bit 1 = Enables all active interrupts 0 = Disables all interrupts						
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts						
bit 5	TMR0IE: Tim 1 = Enables f 0 = Disables	er0 Overflow In the Timer0 inte the Timer0 inte	nterrupt Enabl rrupt errupt	e bit			
bit 4	INTE: INT Ex 1 = Enables f 0 = Disables	tternal Interrupt the INT externa the INT externa	t Enable bit al interrupt al interrupt				
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change						
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow						
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur						
bit 0	IOCIF: Interrupt-on-Change Interrupt Flag bit ⁽¹⁾ 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state						

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

Note 1: The IOCIF Flag bit is read-only and cleared when all the Interrupt-on-change flags in the IOCBF register have been cleared by software.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

13.5 PORTB Registers

13.5.1 DATA REGISTER

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 13-12). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 13-1 shows how to initialize an I/O port.

Reading the PORTB register (Register 13-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

13.5.2 DIRECTION CONTROL

The TRISB register (Register 13-12) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

13.5.3 OPEN-DRAIN CONTROL

The ODCONB register (Register 13-16) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONB bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONB bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

13.5.4 SLEW RATE CONTROL

The SLRCONB register (Register 13-17) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONB bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONB bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

13.5.5 INPUT THRESHOLD CONTROL

The INLVLB register (Register 13-18) controls the input voltage threshold for each of the available PORTB input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTB register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See **Section TABLE 31-1: "Supply Voltage"** for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

13.5.6 ANALOG CONTROL

The ANSELB register (Register 13-14) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELB bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

15.4 Register Definitions: FVR Control

REGISTER 15-1:	FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
FVREN	FVRRDY ⁽¹⁾	TSEN	TSRNG	CDAF	/R<1:0>	ADFV	R<1:0>	
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'		
u = Bit is und	changed	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is se	et	'0' = Bit is cle	ared	q = Value dep	ends on condit	ion		
bit 7	FVREN: Fixe	d Voltage Refe	rence Enable	bit				
	1 = Fixed Vo	Itage Reference	e is enabled					
h it C		lage Reference	e is disabled	(Ele a bit(1)				
DILO	TURRUT: FIX	ed voltage Re	erence Ready	/ Flag bit				
	0 = Fixed Vo	Itage Reference	e output is rea	t ready or not e	nabled			
bit 5	TSEN: Tempe	erature Indicato	or Enable bit ⁽³)				
	1 = Tempera	ture Indicator i	s enabled					
	0 = Tempera	ture Indicator is	s disabled					
bit 4	TSRNG: Tem	perature Indica	ator Range Se	lection bit ⁽³⁾				
	1 = VOUT = V	/DD - 4VT (High	Range)					
	0 = VOUT = V	/DD - 2VT (Low	Range)					
bit 3-2	CDAFVR<1:0	>: Comparator	and DAC Fix	ed Voltage Ref	erence Selectio	on bit)	
	11 = Comparing 10 =	11 = Comparator and DAC Fixed Voltage Reference Peripheral output is $4x (4.096V)^{(2)}$						
	01 = Comparator and DAC Fixed Voltage Reference Peripheral output is 1x (1.024V) 00 = Comparator and DAC Fixed Voltage Reference Peripheral output is 0ff.							
bit 1-0	ADFVR<1:0>	ADFVR<1:0>: ADC Fixed Voltage Reference Selection bit						
	11 = ADC Fix	ed Voltage Re	ference Peripl	neral output is 4	4x (4.096V) ⁽²⁾			
	10 = ADC Fix	ed Voltage Re	ference Peripl	neral output is 2	2x (2.048V) ⁽²⁾			
		ed Voltage Re	terence Peripl	neral output is	1x (1.024V)			
	00 = ADC FIX	teu voltage Re	ierence Peripi		JII.			

Note 1: FVRRDY is always '1' on "F" devices only.

- 2: Fixed Voltage Reference output cannot exceed VDD.
- 3: See Section 16.0 "Temperature Indicator Module" for additional information.

TABLE 15-2: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVF	२<1:0>	167

Legend: Shaded cells are not used with the Fixed Voltage Reference.

20.6 Register Definitions: DACx Control

REGISTER 20-1: DACxCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0
DACxEN		DACxOE1	DACxOE2	DACxF	PSS<1:0>	_	
bit 7		•					bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as '()'	
u = Bit is unchan	ged	x = Bit is unknow	wn	-n/n = Value at	POR and BOR/Va	ue at all other Re	sets
'1' = Bit is set		'0' = Bit is cleare	ed				
bit 7 bit 6	bit 7 DACxEN: DACx Enable bit 1 = DAC is enabled 0 = DAC is disabled						
bit 5	bit 5 DACxOE1: DACx Voltage Output Enable bit 1 = DACx voltage level is also an output on the DACxOUT1 pin 0 = DACx voltage level is disconnected from the DACxOUT1 pin						
bit 4	bit 4 DACxOE2: DACx Voltage Output Enable bit 1 = DACx voltage level is also an output on the DACxOUT2 pin 0 = DACx voltage level is disconnected from the DACxOUT2 pin						
bit 3-2	bit 3-2 DACxPSS<1:0>: DACx Positive Source Select bits 11 = Reserved, do not use. 10 = FVR Buffer2 output 01 = VREF+ pin 00 = VDD						
bit 1-0	Unimplemente	d: Read as '0'					

REGISTER 20-2: DACxCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACxR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACxR<4:0>: DAC Voltage Output Select bits

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC2/3/4 MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVI	R<1:0>	167		
DAC2CON0	DAC2EN	—	DAC2OE1	DAC2OE2	DAC2PSS<1:0>		_	—	196		
DAC2CON1	—	—	—		DAC2R<4:0>						
DAC3CON0	DAC3EN	—	DAC3OE1	DAC30E2	2 DAC3PSS<1:0>			_	196		
DAC3CON1	—	—	—		DAC3R<4:0>						
DAC4CON0	DAC4EN	—	DAC40E1	DAC4OE2 DAC4PSS<1:0>			-	—	196		
DAC4CON1	_	_	_		DAC4R<4:0>						

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u	
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS	;<1:0>	
bit 7		I	I	1			bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	vare		
bit 7 TMR1GE: Timer1 Gate Enable bit <u>If TMR1ON = 0</u> : This bit is ignored <u>If TMR1ON = 1</u> : 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function								
bit 6	T1GPOL: Tim	ner1 Gate Pola	rity bit					
	1 = Timer1 ga 0 = Timer1 ga	ate is active-hig ate is active-lo	gh (Timer1 cou w (Timer1 cou	unts when gate nts when gate i	is high) s low)			
bit 5	T1GTM: Time	er1 Gate Toggle	e Mode bit					
	1 = Timer1 G 0 = Timer1 G Timer1 gate fl	ate Toggle mo ate Toggle mo ip-flop toggles	de is enabled de is disabled on every rising	and toggle flip- g edge.	flop is cleared			
bit 4	T1GSPM: Tin	ner1 Gate Sing	le-Pulse Mode	e bit				
	1 = Timer1 G 0 = Timer1 G	ate Single-Pul ate Single-Pul	se mode is en se mode is dis	abled and is co abled	ntrolling Timer1	1 gate		
bit 3	T1GGO/DON	E: Timer1 Gate	e Single-Pulse	Acquisition Sta	atus bit			
	1 = Timer1 ga 0 = Timer1 ga	ate single-puls ate single-puls	e acquisition is e acquisition h	s ready, waiting as completed o	for an edge or has not been	started		
bit 2	T1GVAL: Tim	er1 Gate Curre	ent State bit					
	Indicates the Unaffected by	current state o / Timer1 Gate I	f the Timer1 ga Enable (TMR1	ate that could b GE).	e provided to T	MR1H:TMR1L		
bit 1-0	T1GSS<1:0>	: Timer1 Gate	Source Select	bits				
	11 = Compar 10 = Compar 01 = Timer0 c 00 = Timer1 g	ator 2 optionall ator 1 optionall overflow output gate pin	y synchronize y synchronize	d output (sync_ d output (sync_	<u>_</u> C2OUT) _C1OUT)			

REGISTER 23-2: T1GCON: TIMER1 GATE CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
P4POFST	P4PRPOL	P4DCPOL	_			P4SYNC<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BC	R/Value at all of	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	P4POFST: P3	SMC4 Phase C	ffset Control I	bit			
	1 = sync_ou	ut source is pha	se event and	latch set source	ce is synchrond	ous period event	
	0 = sync_ou	ut source is per	iod event and	latch set sour	ce is phase eve	ent	
bit 6	P4PRPOL: P	SMC4 Period F	Polarity Event	Control bit			
	1 = Selecte	d asynchronous	s period event	inputs are inv	erted		
	0 = Selecte	d asynchronous	s period event	inputs are not	tinverted		
bit 5	P4DCPOL: P	SMC4 Duty-cy	cle Event Pola	arity Control bi	t		
	1 = Selecte	d asynchronous	s duty-cycle e	vent inputs are	inverted		
		d asynchronous	s duty-cycle e	vent inputs are	e not inverted		
bit 4-3	Unimplemen	ted: Read as '	0'				
bit 2-0	P4SYNC<2:0:	>: PSMC4 Perio	d Synchroniza	tion Mode bits			
	$1 \times x = \text{Reserv}$ $1 \times 0 = \text{PSMC}$	/ea - Do not use 4 is synchronize	d with the PSN	/C4 module (sv	nc in comes fro	m PSMC4 sync	out)
	011 = PSMC	4 is synchronize	d with the PSN	/IC3 module (s)	nc in comes fro	om PSMC3 sync	out)
	010 = PSMC	4 is synchronize	d with the PSN	/IC2 module (sy	/nc_in comes fro	om PSMC3 sync_	_out)
	001 = PSMC4	4 is synchronize	d with the PSN	/IC1 module (sy	/nc_in comes fro	om PSMC3 sync	_out)
	000 = PSMC	4 is synchronize	d with period e	event			

REGISTER 26-6: PSMC4SYNC: PSMC3 SYNCHRONIZATION CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1		
	—	PxSTRF ⁽²⁾	PxSTRE ⁽²⁾	PxSTRD ⁽²⁾	PxSTRC ⁽²⁾	PxSTRB	PxSTRA		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read a	as '0'			
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BOR	Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemen	ted: Read as ')'	(2)					
bit 5	PxSTRF: PW	M Steering PS	MCxF Output	Enable bit ⁽²⁾					
	<u>If PxMODE<3</u>	<u>3:0> = 0000 (Si</u>	<u>ngle-phase P\</u> otivo on pin P	<u>WM):</u> NSMCVE					
	1 = Single P 0 = Single P	WM output is r	not active on pin P	in PSMCxF. P	WM drive is in in	active state			
	If PxMODE<3	3:0> = 0001 (C	omplementary	Single-phase	PWM):				
	1 = Compler	mentary PWM	output is active	e on pin PSMC	CxF				
	0 = Complei	mentary PWM	output is not a	ctive on pin P	SMCxOUT5. PW	M drive is in i	nactive state		
	IF PxMODE<	3:0> = 1100 (3	-phase Steerii	<u>ng):</u> (1)			- I		
	1 = PSNCXI0 = 3-phase	output combin	ation is not ac	tive	xb, PSIVICXC and	I PINISUXF are	e low.		
bit 4	PxSTRE: PW	M Steering PS	MCxE Output	Enable bit ⁽²⁾					
	If PxMODE<3	3:0> = 000x (si	ngle-phase PV	VM or Comple	mentary PWM):				
	1 = Single P	WM output is a	active on pin P	SMCxE	• •				
	0 = Single P	WM output is r	not active on p	in PSMCxE. F	WM drive is in in	active state			
	IF PxMODE<	<u>3:0> = 1100 (3</u>	-phase Steerin	<u>ng):</u> (1)					
	1 = PSMCXI 0 = 3-phase		are nign. PSI ation is not ac	MCXA, PMSC) tive	C, PSMCXD and	I PINSUXF are	e Iow.		
bit 3	PxSTRD: PW	/M Steering PS	MCxD Output	Enable bit ⁽²⁾					
	If PxMODE<3	3:0> = 0000 (Si	nale-phase P	WM):					
	1 = Single P	WM output is a	active on pin P	SMCxD					
	0 = Single P	WM output is r	not active on p	in PSMCxD. F	WM drive is in ir	active state			
	If PxMODE<3	3:0> = 0001 (C	omplementary	single-phase	<u>PWM):</u>				
	1 = Complete	mentary PWM	output is active	e on pin PSMC ctive on nin PS	SMCxD_PWM_dr	rive is in inact	ive state		
	IF PxMODE<	3.0> = 1100 (3)	-nhase Steerij	_{na)} .(1)					
	1 = PSMCxE	B and PSMCxC	are high. PS	MCxA, PMSC	xD, PSMCxE and	d PMSCxF are	e low.		
	0 = 3-phase	output combin	ation is not ac	tive					
bit 2	PxSTRC: PW	M Steering PS	MCxC Output	Enable bit ⁽²⁾					
	If PxMODE<3	<u>3:0> = 000x (Si</u>	ngle-phase P	WM or Comple	ementary PWM):				
	1 = Single PWM output is active on pin PSMCxC								
		3.0> = 1100 (3)	-nhase Steerin	_{nα)} .(1)		adire slate			
	1 = PSMCxC and PSMCxF are high. PSMCxA, PMSCxB, PSMCxD and PMSCxE are low.								
	0 = 3-phase	output combin	ation is not ac	tive					

REGISTER 26-32: PSMCxSTR0: PSMC STEERING CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxTOVIE	PxTPHIE	PxTDCIE	PxTPRIE	PxTOVIF	PxTPHIF	PxTDCIF	PxTPRIF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	PxTOVIE: PS	MC Time Base	e Counter Ove	rflow Interrupt	Enable bit		
	1 = Time ba	se counter ove	rflow interrupt	s are enabled			
hit C		se counter ove		s are disabled			
DILO	1 - Time he		e Phase Intern				
	0 = Time ba	se phase mate	h interrupts ar	e disabled			
bit 5	PxTDCIE: PS	MC Time Base	e Dutv Cvcle Ir	nterrupt Enable	e bit		
	1 = Time ba	se duty cycle n	natch interrupt	ts are enabled			
	0 = Time ba	se duty cycle n	natch interrup	ts are disabled			
bit 4	PxTPRIE: PS	MC Time Base	Period Interr	upt Enable bit			
	1 = Time ba	se period mato	h interrupts a	re enabled			
	0 = Time ba	se period mato	h Interrupts a	re disabled			
bit 3	PxTOVIF: PS	MC Time Base	Counter Ove	rflow Interrupt	Flag bit		
	1 = 1 Ine 16-1 0 = The 16-1	DIT PSMCXTMF	R nas overnow R counter has	not overflowed	n to uuuun I		
hit 2	PxTPHIE PS	MC Time Base	Phase Interri	int Flag bit	•		
5112	1 = The 16-I	bit PSMCxTMF	R counter has	matched PSM	CxPH<15:0>		
	0 = The 16-I	bit PSMCxTMF	R counter has	not matched P	SMCxPH<15:0	>	
bit 1	PxTDCIF: PS	MC Time Base	Duty Cycle Ir	nterrupt Flag bi	it		
	1 = The 16-I	bit PSMCxTMF	R counter has	matched PSM	CxDC<15:0>		
	0 = The 16-I	bit PSMCxTMF	R counter has	not matched P	SMCxDC<15:0	>	
bit 0	PxTPRIF: PS	MC Time Base	Period Interru	upt Flag bit			
	1 = The 16 - 16		R counter has	matched PSM	CxPR<15:0>	\[
				not matched P	SIVICAPR 13.0-	-	

REGISTER 26-34: PSMCxINT: PSMC TIME BASE INTERRUPT CONTROL REGISTER

27.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 27.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSP1IF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSP1IF bit is set on the falling edge of the ninth clock pulse.

27.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCL1IF bit of the PIR register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

27.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 27-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSP1IF bit.
- 4. Slave hardware generates an ACK and sets SSP1IF.
- 5. SSP1IF bit is cleared by user.
- 6. Software reads the received address from SSPBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSP1IF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSP1IF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSP1IF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



27.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 27-37). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 27-38).

FIGURE 27-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



FIGURE 27-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



28.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 28-1 and Figure 28-2.

FIGURE 28-1: EUSART TRANSMIT BLOCK DIAGRAM



28.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

28.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

28.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

28.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

28.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

- 28.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 28.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

				14-Bit Oncode							
Mnemonic, Operands		Description	Cycles				Status		Notes		
				INISD			LSD				
BYTE-ORIENTED FILE REGISTER OPERATIONS											
ADDWF	f, d	Add W and £	1	00	0111	dfff	ffff	C, DC, Z	2		
ADDWFC	f, d	Add with Carry W and £	1	11	1101	dfff	ffff	C, DC, Z	2		
ANDWF	f, d	AND W with £	1	00	0101	dfff	ffff	Z	2		
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2		
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2		
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2		
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2		
CLRW	_	Clear W	1	00	0001	0000	00xx	Z			
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2		
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2		
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2		
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2		
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2		
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2		
RLF	f. d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2		
RRF	f. d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	2		
SUBWF	f. d	Subtract W from £	1	00	0010	dfff	ffff	C. DC. Z	2		
SUBWEB	f. d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C. DC. 7	2		
SWAPF	f. d	Swap nibbles in f	1	0.0	1110	dfff	ffff	0, 20, 2	2		
XORWE	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	7	2		
_	, -	BYTE ORIENTED SK		ΔΤΙΟΝ	S	-					
	fd	Deprement & Skip if 0	1(2)	0.0	1011	2555			1 2		
DECESZ	f d	Incroment f. Skip if 0	1(2)	00	1011	dIII	LLLL		1, 2		
INCFSZ	1, u		1(2)	00		alli	LLLL		1, 2		
		BIT-ORIENTED FILE REG	ISTER O	PERAT	IONS						
BCF	f, b	Bit Clear £	1	01	00bb	bfff	ffff		2		
BSF	f, b	Bit Set £	1	01	01bb	bfff	ffff		2		
		BIT-ORIENTED SKI	P OPERA	TIONS					•		
BTFSC	f, b	Bit Test £, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2		
BTFSS	f, b	Bit Test £, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2		
		LITERAL OPE	RATIONS	5							
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z			
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z			
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk				
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk				
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk				
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z			
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z			

TABLE 30-3: ENHANCED MID-RANGE INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

FIGURE 31-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Standar	Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.		Characteristic	C	Min.	Тур†	Max.	Units	Conditions	
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	—		ns		
				With Prescaler	10	_	_	ns		
41*	T⊤0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20	_	—	ns		
				With Prescaler	10	_	—	ns		
42*	T⊤0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N		—	ns	N = prescale value (2, 4,, 256)	
45*	T⊤1H	T1CKI High	Synchronous, No Prescaler		0.5 Tcy + 20	_	_	ns		
		Time	Synchronous, with Prescaler		15	_	_	ns		
			Asynchronous		30	_	—	ns		
46*	T⊤1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20	_	_	ns		
		Time	Synchronous, v	vith Prescaler	15	_	_	ns		
			Asynchronous	synchronous			_	ns		
47*	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value (1, 2, 4, 8)	
			Asynchronous		60	—	_	ns		
48	F⊤1	Timer1 Oscill (oscillator en	ator Input Frequency Range abled by setting bit T1OSCEN)		32.4	32.768	33.1	kHz		
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	lge to Timer	2 Tosc	_	7 Tosc	_	Timers in Sync mode	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED	LAND PATTERN
RECOMMENDED	LAND PATTERN

	MILLIMETERS			
Dimensior	MIN	NOM	MAX	
Contact Pitch	0.65 BSC			
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

1

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B