



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PSMC, PWM, WDT |
| Number of I/O | 24 |
| Program Memory Size | 28KB (16K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 11x12b; D/A 1x8b, 3x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1788-i-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Digital Peripheral Features:

- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Dedicated low-power 32 kHz oscillator driver
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Two Capture/Compare/PWM modules (CCP):
 - 16-bit capture, maximum resolution 12.5 ns
 - 16-bit compare, max resolution 31.25 ns
 - 10-bit PWM, max frequency 32 kHz
- Master Synchronous Serial Port (SSP) with SPI and I²C with:
 - 7-bit address masking
 - SMBus/PMBus[™] compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART):
 - RS-232, RS-485 and LIN compatible
 - Auto-baud detect
 - Auto-wake-up on start

Oscillator Features:

- Operate up to 32 MHz from Precision Internal Oscillator:
 - Factory calibrated to ±1%, typical
 - Software selectable frequency range from 32 MHz to 31 kHz
- 31 kHz Low-Power Internal Oscillator
- 32.768 kHz Timer1 Oscillator:
 - Available as system clock
 - Low-power RTC
- External Oscillator Block with:
 - 4 crystal/resonator modes up to 32 MHz using 4x PLL
 - 3 external clock modes up to 32 MHz
- 4x Phase-Locked Loop (PLL)
- Fail-Safe Clock Monitor:
 - Detect and recover from external oscillator failure
- Two-Speed Start-up:
 - Minimize latency between code execution and external oscillator start-up

General Microcontroller Features:

- Power-Saving Sleep mode
- · Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with Selectable Trip Point
- Extended Watchdog Timer (WDT)
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Debug (ICD)
- Enhanced Low-Voltage Programming (LVP)
- Operating Voltage Range:
 - 1.8V to 3.6V (PIC16LF1788/9)
 - 2.3V to 5.5V (PIC16F1788/9)

TABLE 1-2: PIC16(L)F1788 PINOUT DESCRIPTION (CONTINUED)

| Name | Function | Input Type | Output Type | Description | | |
|---------------------------------|----------|---------------|----------------|--|--|--|
| RA6/C2OUT ⁽¹⁾ /OSC2/ | RA6 | TTL/ST | CMOS | General purpose I/O. | | |
| CLKOUT/VCAP | C2OUT | _ | CMOS | Comparator C2 output. | | |
| | OSC2 | _ | XTAL | Crystal/Resonator (LP, XT, HS modes). | | |
| | CLKOUT | | CMOS | Fosc/4 output. | | |
| | VCAP | Power | Power | Filter capacitor for Voltage Regulator. | | |
| RA7/PSMC1CLK/PSMC2CLK/ | RA7 | TTL/ST | CMOS | General purpose I/O. | | |
| PSMC3CLK/PSMC4- | PSMC1CLK | ST | _ | PSMC1 clock input. | | |
| CLK/OSCI/CLKIN | PSMC2CLK | ST | | PSMC2 clock input. | | |
| | PSMC3CLK | ST | _ | PSMC3 clock input. | | |
| | PSMC4CLK | ST | _ | PSMC4 clock input. | | |
| | OSC1 | _ | XTAL | Crystal/Resonator (LP, XT, HS modes). | | |
| | CLKIN | ST | — | External clock input (EC mode). | | |
| RB0/AN12/C2IN1+/PSMC1IN/ | RB0 | TTL/ST | CMOS | General purpose I/O. | | |
| PSMC2IN/PSMC3IN/PSMC4IN/ | AN12 | AN | — | ADC Channel 12 input. | | |
| CCP1 ^{**} /IN1 | C2IN1+ | AN | | Comparator C2 positive input. | | |
| | PSMC1IN | ST | | PSMC1 Event Trigger input. | | |
| | PSMC2IN | ST | _ | PSMC2 Event Trigger input. | | |
| | PSMC3IN | ST | | PSMC3 Event Trigger input. | | |
| | PSMC4IN | ST | | PSMC4 Event Trigger input. | | |
| | CCP1 | ST | CMOS | Capture/Compare/PWM1. | | |
| | INT | ST | _ | External interrupt. | | |
| RB1/AN10/C1IN3-/C2IN3-/ | RB1 | TTL/ST | CMOS | General purpose I/O. | | |
| C3IN3-/C4IN3-/OPA2OUT | AN10 | AN | — | ADC Channel 10 input. | | |
| | C1IN3- | AN | — | Comparator C1 negative input. | | |
| | C2IN3- | AN | — | Comparator C2 negative input. | | |
| | C3IN3- | AN | — | Comparator C3 negative input. | | |
| | C4IN3- | AN | — | Comparator C4 negative input. | | |
| | OPA2OUT | | AN | Operational Amplifier 2 output. | | |
| RB2/AN8/OPA2IN-/CLKR/ | RB2 | TTL/ST | CMOS | General purpose I/O. | | |
| DAC3OUT1 | AN8 | AN | _ | ADC Channel 8 input. | | |
| | OPA2IN- | AN | — | Operational Amplifier 2 inverting input. | | |
| | CLKR | — | CMOS | Clock output. | | |
| | DAC3OUT1 | — | AN | Digital-to-Analog Converter output. | | |
| RB3/AN9/C1IN2-/C2IN2-/ | RB3 | TTL/ST | CMOS | General purpose I/O. | | |
| C3IN2-/OPA2IN+/CCP2(') | AN9 | AN | — | ADC Channel 9 input. | | |
| | C1IN2- | AN | — | Comparator C1 negative input. | | |
| | C2IN2- | AN | — | Comparator C2 negative input. | | |
| | C3IN2- | AN | | Comparator C3 negative input. | | |
| | OPA2IN+ | AN | — | Operational Amplifier 2 non-inverting input. | | |
| | CCP2 | ST | CMOS | Capture/Compare/PWM2. | | |

Legend:AN = Analog input or outputCMOS = CMOS compatible input or outputOD= Open-DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I 2C

HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be assigned to one of two locations via software. See Register 13-1.

2: All pins have interrupt-on-change functionality.

PIC16(L)F1788/9



FIGURE 6-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

6.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

| Note: | Executing a SLEEP instruction will abort |
|-------|---|
| | the oscillator start-up time and will cause |
| | the OSTS bit of the OSCSTAT register to |
| | remain clear. |

TABLE 6-1: OSCILLATOR SWITCHING DELAYS

Switch From Switch To Frequency **Oscillator Delav** LFINTOSC⁽¹⁾ 31 kHz MFINTOSC⁽¹⁾ Oscillator Warm-up Delay Twarm⁽²⁾ 31.25 kHz-500 kHz Sleep HFINTOSC⁽¹⁾ 31.25 kHz-16 MHz EC, RC⁽¹⁾ Sleep/POR DC - 32 MHz 2 cycles EC. RC⁽¹⁾ **LFINTOSC** DC - 32 MHz 1 cycle of each Timer1 Oscillator Sleep/POR 32 kHz-20 MHz 1024 Clock Cycles (OST) LP, XT, HS⁽¹⁾ MFINTOSC⁽¹⁾ 31.25 kHz-500 kHz Any clock source 2 µs (approx.) HFINTOSC⁽¹⁾ 31.25 kHz-16 MHz LFINTOSC⁽¹⁾ Any clock source 31 kHz 1 cycle of each Any clock source Timer1 Oscillator 32 kHz 1024 Clock Cycles (OST) PLL inactive PLL active 16-32 MHz 2 ms (approx.)

Note 1: PLL inactive.

2: See Section 31.0 "Electrical Specifications".

6.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Words) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Words configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

PIC16(L)F1788/9



4: For minimum width of INT pulse, refer to AC specifications in Section 31.0 "Electrical Specifications"".

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

'1' = Bit is set

| REGISTER 13-31: ODCOND: PORTD OPEN-DRAIN CONTROL REGISTE |
|--|
|--|

| R/W-0/0 R/W-0/0 R/W-0/ | | | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|-----------------------------------|-------|-----------------|------------------------------------|---|---------|---------|---------|--|--|--|
| ODD7 | ODD6 | ODD5 | ODD4 | ODD3 | ODD2 | ODD1 | ODD0 | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimplemented bit, read as '0' | | | | | | | |
| u = Bit is unch | anged | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all other Resets | | | | | | |

bit 7-0 ODD<7:0>: PORTD Open-Drain Enable bits

For RD<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 13-32: SLRCOND: PORTD SLEW RATE CONTROL REGISTER

'0' = Bit is cleared

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|---------|-------------------------|---------|---------|---------|---------|---------|---------|
| SLRD7 | SLRD7 SLRD6 SLRD5 SLRD4 | | SLRD3 | SLRD2 | SLRD1 | SLRD0 | |
| bit 7 | | | • | | | • | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 SLRD<7:0>: PORTD Slew Rate Enable bits For RD<7:0> pins, respectively 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate

REGISTER 13-33: INLVLD: PORTD INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLD7 | INLVLD6 | INLVLD5 | INLVLD4 | INLVLD3 | INLVLD2 | INLVLD1 | INLVLD0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0

INLVLD<7:0>: PORTD Input Level Select bits

For RD<7:0> pins, respectively

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

PIC16(L)F1788/9

FIGURE 19-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM







25.4 Register Definitions: CCP Control

REGISTER 25-1: CCPxCON: CCPx CONTROL REGISTER

| U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|------------------|------------------------------|---------------------------------|-----------------|-------------------|------------------|------------------|---------------|
| — | — | DCxB | <1:0> | | CCPx | //<3:0> | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, read | 1 as '0' | |
| u = Bit is uncha | anged | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all o | other Reset |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | |
| | | | | | | | |
| bit 7-6 | Unimplement | ted: Read as ' | 0' | | | | |
| bit 5-4 | DCxB<1:0>: | PWM Duty Cyc | cle Least Sign | ificant bits | | | |
| | Capture mode Unused | <u>):</u> | | | | | |
| | <u>Compare moc</u> Unused | <u>le:</u> | | | | | |
| | PWM mode: | | | | | | |
| | These bits are | e the two LSbs | of the PWM d | luty cycle. The e | eight MSbs are | found in CCPI | RxL. |
| bit 3-0 | CCPxM<3:0> | : CCPx Mode | Select bits | | | | |
| | 11xx = PWM | mode | | | | | |
| | 1011 = Comp ADC | are mode: Aut module is enat | o-conversion | Trigger (sets C | CPxIF bit (CCF | 2), starts ADC | conversion if |
| | 1010 = Comp | are mode: ger | ierate softwar | e interrupt only | | | |
| | 1001 = Comp | are mode: clea | ar output on co | ompare match (| set CCPxIF) | | |
| | 1000 = Comp | are mode: set | output on con | npare match (se | et CCPxIF) | | |
| | 0111 = Captu | ıre mode: ever | y 16th rising e | dge | | | |
| | 0110 = Captu | ire mode: ever | y 4th rising ed | lge | | | |
| | 0101 = Captu | ire mode: ever | y rising edge | | | | |
| | 0100 = Captu | Ire mode: ever | y failing edge | | | | |
| | 0011 = Rese i | rved | | | | | |
| | 0010 = Comp | are mode: tog | gle output on | match | | | |
| | 0001 = Reser | rved | | | | | |
| | 0000 = Captu | ire/Compare/P | WM off (resets | s CCPx module |) | | |
| | | | | | | | |

The clock source is selected with the PxCPRE<1:0> bits of the PSMCx Clock Control (PSMCxCLK) register

The prescaler output is psmc_clk, which is the clock

used by all of the other portions of the PSMC module.

(Register 26-7).

26.2.6 CLOCK PRESCALER

There are four prescaler choices available to be applied to the selected clock:

- Divide by 1
- Divide by 2
- Divide by 4
- Divide by 8



FIGURE 26-3: TIME BASE WAVEFORM GENERATION

26.4 Dead-Band Control

The dead-band control provides non-overlapping PWM signals to prevent shoot-through current in series connected power switches. Dead-band control is available only in modes with complementary drive and when changing direction in the ECCP compatible Full-Bridge modes.

The module contains independent 8-bit dead-band counters for rising edge and falling edge dead-band control.

26.4.1 DEAD-BAND TYPES

There are two separate dead-band generators available, one for rising edge events and the other for falling edge events.

26.4.1.1 Rising Edge Dead Band

Rising edge dead-band control is used to delay the turn-on of the primary switch driver from when the complementary switch driver is turned off.

Rising edge dead band is initiated with the rising edge event.

Rising edge dead-band time is adjusted with the PSMC Rising Edge Dead-Band Time (PSMCxDBR) register (Register 26-27).

If the PSMCxDBR register value is changed when the PSMC is enabled, the new value does not take effect until the first period event after the PSMCxLD bit is set.

26.4.1.2 Falling Edge Dead Band

Falling edge dead-band control is used to delay the turn-on of the complementary switch driver from when the primary switch driver is turned off.

Falling edge dead band is initiated with the falling edge event.

Falling edge dead-band time is adjusted with the PSMC Falling Edge Dead-Band Time (PSMCxDBF) register (Register 26-28).

If the PSMCxDBF register value is changed when the PSMC is enabled, the new value does not take effect until the first period event after the PSMCxLD bit is set.

26.4.2 DEAD-BAND ENABLE

When a mode is selected that may use dead-band control, dead-band timing is enabled by setting one of the enable bits in the PSMC Control (PSMCxCON) register (Register 26-1).

Rising edge dead band is enabled with the PxDBRE bit.

Rising edge dead band is enabled with the PxDBFE bit.

Enable changes take effect immediately.

26.4.3 DEAD-BAND CLOCK SOURCE

The dead-band counters are incremented on every rising edge of the psmc_clk signal.

26.4.4 DEAD-BAND UNCERTAINTY

When the rising and falling edge events that trigger the dead-band counters come from asynchronous inputs, there will be uncertainty in the actual dead-band time of each cycle. The maximum uncertainty is equal to one psmc_clk period. The one clock of uncertainty may still be introduced, even when the dead-band count time is cleared to zero.

26.4.5 DEAD-BAND OVERLAP

There are two cases of dead-band overlap and each is treated differently due to system requirements.

26.4.5.1 Rising to Falling Overlap

In this case, the falling edge event occurs while the rising edge dead-band counter is still counting. The following sequence occurs:

- 1. Dead-band rising count is terminated.
- 2. Dead-band falling count is initiated.
- 3. Primary output is suppressed.

26.4.5.2 Falling to Rising Overlap

In this case, the rising edge event occurs while the falling edge dead-band counter is still counting. The following sequence occurs:

- 1. Dead-band falling count is terminated.
- 2. Dead-band rising count is initiated.
- 3. Complementary output is suppressed.

26.4.5.3 Rising Edge-to-Rising Edge or Falling Edge-to-Falling Edge

In cases where one of the two dead-band counters is set for a short period, or disabled all together, it is possible to get rising-to-rising or falling-to-falling overlap. When this is the case, the following sequence occurs:

- 1. Dead-band count is terminated.
- 2. Dead-band count is restarted.
- 3. Output waveform control freezes in the present state.
- 4. Restarted dead-band count completes.
- 5. Output control resumes normally.

27.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 27-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 27-6, Figure 27-8 and Figure 27-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPADD + 1))

Figure 27-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 27-6: SPI MODE WAVEFORM (MASTER MODE)



27.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSP1IF interrupt is set.

Figure 27-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCL line the CKP bit is cleared and SSP1IF interrupt is generated.
- 4. Slave software clears SSP1IF.
- 5. Slave software reads ACKTIM bit of SSPCON3 register, and R/\overline{W} and D/\overline{A} of the SSPSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPBUF register clearing the BF bit.
- 7. Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSP1IF after the ACK if the R/W bit is set.
- 11. Slave software clears SSP1IF.
- 12. Slave loads value to transmit to the master into SSPBUF setting the BF bit.

Note: SSPBUF cannot be loaded until after the ACK.

13. Slave sets the CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.

REGISTER 27-1: SSPSTAT: SSP STATUS REGISTER (CONTINUED)

bit 0

BF: Buffer Full Status bit

Receive (SPI and I²C modes):

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I²C mode only):

- 1 = Data transmit in progress (does not include the ACK and Stop bits), SSPBUF is full
- 0 = Data transmit complete (does not include the \overline{ACK} and Stop bits), SSPBUF is empty

| | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | | |
|--------|-------------------------------|------------|-----------------------------|----------------|-------------------|-----------------------------|----------------|------------|-----------------------------|----------------|--------------------|-----------------------------|--|
| BAUD | Foso | c = 32.00 | 0 MHz | Foso | Fosc = 20.000 MHz | | | c = 18.43 | 2 MHz | Fosc | Fosc = 11.0592 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | |
| 300 | _ | _ | | _ | _ | _ | | _ | _ | | _ | _ | |
| 1200 | — | — | — | 1221 | 1.73 | 255 | 1200 | 0.00 | 239 | 1200 | 0.00 | 143 | |
| 2400 | 2404 | 0.16 | 207 | 2404 | 0.16 | 129 | 2400 | 0.00 | 119 | 2400 | 0.00 | 71 | |
| 9600 | 9615 | 0.16 | 51 | 9470 | -1.36 | 32 | 9600 | 0.00 | 29 | 9600 | 0.00 | 17 | |
| 10417 | 10417 | 0.00 | 47 | 10417 | 0.00 | 29 | 10286 | -1.26 | 27 | 10165 | -2.42 | 16 | |
| 19.2k | 19.23k | 0.16 | 25 | 19.53k | 1.73 | 15 | 19.20k | 0.00 | 14 | 19.20k | 0.00 | 8 | |
| 57.6k | 55.55k | -3.55 | 3 | — | _ | | 57.60k | 0.00 | 7 | 57.60k | 0.00 | 2 | |
| 115.2k | — | — | | — | — | | — | — | — | — | — | | |

TABLE 28-5: BAUD RATES FOR ASYNCHRONOUS MODES

| | | | | | SYNC | I = 0, BRG16 = 0 | | | | | | | |
|--------|------------------|------------|-----------------------------|------------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------------|-----------------------------|--|
| BAUD | Fosc = 8.000 MHz | | | Fosc = 4.000 MHz | | | Foso | : = 3.686 | 4 MHz | Fos | Fosc = 1.000 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | |
| 300 | _ | | | 300 | 0.16 | 207 | 300 | 0.00 | 191 | 300 | 0.16 | 51 | |
| 1200 | 1202 | 0.16 | 103 | 1202 | 0.16 | 51 | 1200 | 0.00 | 47 | 1202 | 0.16 | 12 | |
| 2400 | 2404 | 0.16 | 51 | 2404 | 0.16 | 25 | 2400 | 0.00 | 23 | — | — | _ | |
| 9600 | 9615 | 0.16 | 12 | — | _ | _ | 9600 | 0.00 | 5 | — | — | _ | |
| 10417 | 10417 | 0.00 | 11 | 10417 | 0.00 | 5 | — | _ | — | — | _ | _ | |
| 19.2k | _ | _ | _ | — | _ | _ | 19.20k | 0.00 | 2 | — | — | _ | |
| 57.6k | — | — | _ | — | _ | | 57.60k | 0.00 | 0 | — | — | _ | |
| 115.2k | — | _ | | — | _ | | — | _ | _ | — | _ | | |

| | SYNC = 0, BRGH = 1, BRG16 = 0 | | | | | | | | | | | |
|--------------|--|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|
| BAUD RATE | Fosc = 32.000 MHz | | | Fosc | = 20.00 | 0.000 MHz Fosc = 18.432 MHz | | | Fosc = 11.0592 MHz | | | |
| | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | — | _ | — | — | _ | | | | _ | | _ | _ |
| 1200 | — | — | — | — | — | | — | — | — | — | — | — |
| 2400 | — | — | — | — | — | | — | | — | — | _ | _ |
| 9600 | 9615 | 0.16 | 207 | 9615 | 0.16 | 129 | 9600 | 0.00 | 119 | 9600 | 0.00 | 71 |
| 10417 | 10417 | 0.00 | 191 | 10417 | 0.00 | 119 | 10378 | -0.37 | 110 | 10473 | 0.53 | 65 |
| 19.2k | 19.23k | 0.16 | 103 | 19.23k | 0.16 | 64 | 19.20k | 0.00 | 59 | 19.20k | 0.00 | 35 |
| 57.6k | 57.14k | -0.79 | 34 | 56.82k | -1.36 | 21 | 57.60k | 0.00 | 19 | 57.60k | 0.00 | 11 |
| 115.2k | 117.64k | 2.12 | 16 | 113.64k | -1.36 | 10 | 115.2k | 0.00 | 9 | 115.2k | 0.00 | 5 |

FIGURE 31-15: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 31-20: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

| Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|---|----------|--|------|------|-------|------------|--|
| Param. No. | Symbol | Characteristic | Min. | Max. | Units | Conditions | |
| US125 | TDTV2CKL | SYNC RCV (Master and Slave) Data-hold before CK \downarrow (DT hold time) | 10 | | ns | | |
| US126 | TCKL2DTL | Data-hold after CK \downarrow (DT hold time) | 15 | _ | ns | | |

PIC16(L)F1788/9







NOTES:

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | MILLIMETERS | | | | | |
|--------------------------|-------------|-----------|-----|------|--|--|
| Dimension | Limits | MIN | NOM | MAX | | |
| Number of Pins | N | 28 | | | | |
| Pitch | е | 1.27 BSC | | | | |
| Overall Height | A | - | - | 2.65 | | |
| Molded Package Thickness | A2 | 2.05 | - | - | | |
| Standoff § | A1 | 0.10 | - | 0.30 | | |
| Overall Width | E | 10.30 BSC | | | | |
| Molded Package Width | E1 | 7.50 BSC | | | | |
| Overall Length | D | 17.90 BSC | | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.75 | | |
| Foot Length | L | 0.40 | - | 1.27 | | |
| Footprint | L1 | 1.40 REF | | | | |
| Lead Angle | Θ | 0° | - | - | | |
| Foot Angle | φ | 0° | - | 8° | | |
| Lead Thickness | С | 0.18 | - | 0.33 | | |
| Lead Width | b | 0.31 | - | 0.51 | | |
| Mold Draft Angle Top | α | 5° | - | 15° | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | | |
|--------------------------|-------------|----------|------|------|--|
| Dimension | MIN | NOM | MAX | | |
| Contact Pitch | E | 1.27 BSC | | | |
| Contact Pad Spacing | С | | 9.40 | | |
| Contact Pad Width (X28) | X | | | 0.60 | |
| Contact Pad Length (X28) | Y | | | 2.00 | |
| Distance Between Pads | Gx | 0.67 | | | |
| Distance Between Pads | G | 7.40 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|-------------|------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | | | 0.65 BSC | |
| Contact Pad Spacing | С | | 7.20 | |
| Contact Pad Width (X28) | X1 | | | 0.45 |
| Contact Pad Length (X28) | Y1 | | | 1.75 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A