



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PSMC, PWM, WDT
Number of I/O	24
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x12b; D/A 1x8b, 3x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1788t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagram – 28-Pin SPDIP, SOIC, SSOP



Pin Diagram – 28-Pin QFN



Name	Function	Input Type	Output Type	Description			
RB4/AN11/C3IN1+/SS(1)	RB4	TTL/ST	CMOS	General purpose I/O.			
	AN11	AN	_	ADC Channel 11 input.			
	C3IN1+	AN	—	Comparator C3 positive input.			
	SS	ST		Slave Select input.			
RB5/AN13/C4IN2-/T1G/CCP3 ⁽¹⁾	RB5	TTL/ST	CMOS	General purpose I/O.			
SDO ⁽¹⁾	AN13	AN	_	ADC Channel 13 input.			
	C4IN2-	AN	—	Comparator C4 negative input.			
	T1G	ST	_	Timer1 gate input.			
	CCP3	ST	CMOS	Capture/Compare/PWM3.			
	SDO	—	CMOS	SPI data output.			
RB6/C4IN1+/TX ⁽¹⁾ /CK ⁽¹⁾ /SDI ⁽¹⁾ /	RB6	TTL/ST	CMOS	General purpose I/O.			
SDA ⁽¹⁾ /ICSPCLK	C4IN1+	AN	—	Comparator C4 positive input.			
	ТХ	—	CMOS	EUSART asynchronous transmit.			
	СК	ST	CMOS	EUSART synchronous clock.			
	SDI	ST	_	SPI data input.			
	SDA	l ² C	OD	I ² C data input/output.			
	ICSPCLK	ST	_	Serial Programming Clock.			
RB7/DAC1OUT2/DAC2OUT2/	RB7	TTL/ST	CMOS	General purpose I/O.			
DAC3OUT2/DAC4OUT2/RX ⁽¹⁾ /	DAC10UT2	—	AN	Voltage Reference output.			
DTW/SCKW/SCLW/ICSPDAT	DAC2OUT2	_	AN	Voltage Reference output.			
	DAC3OUT2	_	AN	Voltage Reference output.			
	DAC4OUT2		AN	Voltage Reference output.			
	RX	ST	_	EUSART asynchronous input.			
	DT	ST	CMOS	EUSART synchronous data.			
	SCK	ST	CMOS	SPI clock.			
	SCL	l ² C	OD	I ² C clock.			
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.			
RC0/T1OSO/T1CKI/PSMC1A	RC0	TTL/ST	CMOS	General purpose I/O.			
	T10S0	XTAL	XTAL	Timer1 Oscillator Connection.			
	T1CKI	ST	_	Timer1 clock input.			
	PSMC1A	—	CMOS	PSMC1 output A.			
RC1/T1OSI/PSMC1B/CCP2	RC1	TTL/ST	CMOS	General purpose I/O.			
	T10SI	XTAL	XTAL	Timer1 Oscillator Connection.			
	PSMC1B		CMOS	PSMC1 output B.			
	CCP2	ST	CMOS	Capture/Compare/PWM2.			
RC2/PSMC1C/CCP1	RC2	TTL/ST	CMOS	General purpose I/O.			
	PSMC1C		CMOS	PSMC1 output C.			
	CCP1	ST	CMOS	Capture/Compare/PWM1.			
RC3/PSMC1D/SCK/SCL	RC3	TTL/ST	CMOS	General purpose I/O.			
	PSMC1D	—	CMOS	PSMC1 output D.			
	SCK	ST	CMOS	SPI clock.			
	SCL	l ² C	OD	I ² C clock.			
Legend: AN = Analog input or o TTL = TTL compatible i	output CMOS nput ST	= CMOS = Schmit	compatil tt Trigger	ole input or output OD = Open-Drain input with CMOS levels $I^{2}C$ = Schmitt Trigger input with $I^{2}C$			

DIC16/I)E1780 DINICIT DESCRIPTION (CONTINUED) TADIE 4 9.

HV = High Voltage XTAL = Crystal

= Schmitt Trigger input with CMOS levels I^2C

levels

Note 1: Pin functions can be assigned to one of two locations via software. See Register 13-1.

2: All pins have interrupt-on-change functionality.

Name	Function	Input Type	Output Type	Description
RE1/AN6/PSMC3B	RE1	TTL/ST	CMOS	General purpose I/O.
	AN6	AN		ADC Channel 6 input.
	PSMC3B	_	CMOS	PSMC3 output B.
RE2/AN7/PSMC3A	RE2	TTL/ST	CMOS	General purpose I/O.
	AN7	AN	—	ADC Channel 7 input.
	PSMC3A	_	CMOS	PSMC3 output A.
RE3/MCLR/VPP	RE3	TTL/ST	_	General purpose input.
	MCLR	ST	_	Master Clear with internal pull-up.
	Vpp	HV	_	Programming voltage.
VDD	Vdd	Power		Positive supply.
Vss	Vss	Power		Ground reference.

TABLE 1-3: PIC16(L)F1789 PINOUT DESCRIPTION (CONTINUED)

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

OD = Open-Drain = Schmitt Trigger input with I^2C TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be assigned to one of two locations via software. See Register 13-1.

2: All pins have interrupt-on-change functionality.

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 TMR1GIE ADIE RCIE TXIE SSP1IE CCP1IE TMR2IE TMR1IE bit 7 Image: Comparison of the state of the								
TMR1GIE ADIE RCIE TXIE SSP1IE CCP1IE TMR2E TMR1IE bit 7	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -N/n = Value at POR and BOR/Value at all other Resets bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 Enables the ADC interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt <td>TMR1GIE</td> <td>ADIE</td> <td>RCIE</td> <td>TXIE</td> <td>SSP1IE</td> <td>CCP1IE</td> <td>TMR2IE</td> <td>TMR1IE</td>	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
Legend: W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the EUSART receive interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the MSSP interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt bit 4 TXIE: CCP1 Interrupt Enable bit 1 = Enables the CP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CP1 interrupt	bit 7							bit 0
Legend: W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit - 1 = Enables the Timer1 gate acquisition interrupt - 0 = Disables the Timer1 gate acquisition interrupt - bit 6 ADE: Analog-to-Digital Converter (ADC) Interrupt Enable bit - 0 = Disables the ADC interrupt - - 0 = Disables the ADC interrupt - - bit 5 RCIE: EUSART Receive Interrupt Enable bit - 1 = Enables the EUSART receive interrupt - - bit 4 TXIE: EUSART transmit Interrupt Enable bit - 1 = Enables the EUSART transmit interrupt - - bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit - 1 = Enables the CCP1 Interrupt - - - 0 = Disables the CCP1 interrupt - - - bit 3 SSP1IE: Synchronous Serial Port (MSP) - -								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the EUSART Receive Interrupt bit 5 RCIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt bit 4 TXIE: EUSART transmit interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt	Legend:							
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared	R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
'1' = Bit is set '0' = Bit is cleared bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TIMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 Overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1	u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the MSSP interrupt 0 = Disables the CCP1 Interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 =	'1' = Bit is set		'0' = Bit is cle	ared				
bit 7 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the CP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer								
1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt 0 = Disables the ADC interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the CP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 1 TMR2IE: TMR2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt <	bit 7	TMR1GIE: Tir	mer1 Gate Inte	rrupt Enable b	bit			
0 = Disables the Timer1 gate acquisition interrupt bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 Interrupt bit 2 CCP1IE: CCP1 Interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt		1 = Enables t	he Timer1 gate	e acquisition in	terrupt			
bit 6 ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt 0 = Disables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt <td></td> <td>0 = Disables f</td> <td>the Timer1 gate</td> <td>e acquisition ir</td> <td>nterrupt</td> <td></td> <td></td> <td></td>		0 = Disables f	the Timer1 gate	e acquisition ir	nterrupt			
1 = Enables the ADC interrupt 0 = Disables the ADC interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt <td>bit 6</td> <td>ADIE: Analog</td> <td>J-to-Digital Con</td> <td>verter (ADC) I</td> <td>nterrupt Enabl</td> <td>e bit</td> <td></td> <td></td>	bit 6	ADIE: Analog	J-to-Digital Con	verter (ADC) I	nterrupt Enabl	e bit		
bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Tim		1 = Enables t	he ADC interru	ipt int				
1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt	bit 5	RCIE: FUSAR	RT Receive Int	errupt Enable	bit			
0 = Disables the EUSART receive interrupt bit 4 TXIE : EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSP1IE : Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 Match Interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt		1 = Enables t	he EUSART re	ceive interrupt	t			
bit 4TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interruptbit 3SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 		0 = Disables 1	the EUSART re	eceive interrup	ot			
1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the Timer2 to PR2 Match Interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer1 overflow interrupt	bit 4	TXIE: EUSAF	RT Transmit Int	errupt Enable	bit			
0 = Disables the EUSART transmit interrupt bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the Timer2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt		1 = Enables t	he EUSART tra	ansmit interrup	ot			
bit 3 SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt		0 = Disables f	the EUSART tr	ansmit interru	pt			
 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 	bit 3	SSP1IE: Syno	chronous Seria	ll Port (MSSP)	Interrupt Enal	ble bit		
bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt		1 = Enables t	he MSSP inter	rupt				
a = Enables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt	bit 2	CCP1IE: CCF	P1 Interrupt En	able bit				
 bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 	5.12	1 = Enables t	he CCP1 inter	rupt				
bit 1TMR2IE: TMR2 to PR2 Match Interrupt Enable bit1 = Enables the Timer2 to PR2 match interrupt0 = Disables the Timer2 to PR2 match interruptbit 0TMR1IE: Timer1 Overflow Interrupt Enable bit1 = Enables the Timer1 overflow interrupt0 = Disables the Timer1 overflow interrupt0 = Disables the Timer1 overflow interrupt		0 = Disables 1	the CCP1 inter	rupt				
 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 	bit 1	TMR2IE: TMF	R2 to PR2 Mate	ch Interrupt Er	nable bit			
 0 = Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 		1 = Enables t	he Timer2 to P	R2 match inte	rrupt			
bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt		0 = Disables f	the Timer2 to F	PR2 match inte	errupt			
 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 	bit 0	TMR1IE: Time	er1 Overflow Ir	nterrupt Enable	e bit			
0 = Disables the Timer Toveniow interrupt		1 = Enables the Timer1 overflow interrupt						
				mow interrupt				
Note: Bit PEIE of the INTCON register must be	Note: Bit	PEIE of the IN	TCON register	must be				

REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

set to enable any peripheral interrupt.

13.12 Register Definitions: PORTE

REGISTER 13-34: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—	_	_	RE3	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-4	Unimplemented: Read as '0'
bit 3-0	RE<3:0>: PORTE Input Pin bit ⁽¹⁾
	1 = Port pin is > Vін
	0 = Port pin is < VI∟

Note 1: RE<2:0> are available on PIC16(L)F1789 only.

REGISTER 13-35: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	U-1 ⁽¹⁾	R/W-1/1	R/W-1/1	R/W-1/1
—	_	_	—	_	TRISE2 ⁽²⁾	TRISE1 ⁽²⁾	TRISE0 ⁽²⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented:	Read as '0'

bit 3 Unimplemented: Read as '1'

bit 2-0 **TRISA<2:0>:** PORTA Tri-State Control bit⁽²⁾ 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

Note 1: Unimplemented, read as '1'.

2: TRISE<2:0> are available on PIC16(L)F1789 only.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS	;<1:0>
bit 7		I	I	1			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	vare	
bit 7 TMR1GE: Timer1 Gate Enable bit <u>If TMR1ON = 0</u> : This bit is ignored <u>If TMR1ON = 1</u> : 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function							
bit 6	T1GPOL: Tim	ner1 Gate Pola	rity bit				
	1 = Timer1 ga 0 = Timer1 ga	ate is active-hig ate is active-lo	gh (Timer1 cou w (Timer1 cou	unts when gate nts when gate i	is high) s low)		
bit 5	T1GTM: Time	er1 Gate Toggle	e Mode bit				
	1 = Timer1 G 0 = Timer1 G Timer1 gate fl	ate Toggle mo ate Toggle mo ip-flop toggles	de is enabled de is disabled on every rising	and toggle flip- g edge.	flop is cleared		
bit 4	T1GSPM: Tin	ner1 Gate Sing	le-Pulse Mode	e bit			
	1 = Timer1 G 0 = Timer1 G	ate Single-Pul ate Single-Pul	se mode is en se mode is dis	abled and is co abled	ntrolling Timer1	1 gate	
bit 3	T1GGO/DON	E: Timer1 Gate	e Single-Pulse	Acquisition Sta	atus bit		
	1 = Timer1 ga 0 = Timer1 ga	ate single-puls ate single-puls	e acquisition is e acquisition h	s ready, waiting as completed o	for an edge or has not been	started	
bit 2	T1GVAL: Tim	er1 Gate Curre	ent State bit				
	Indicates the Unaffected by	current state o / Timer1 Gate I	f the Timer1 ga Enable (TMR1	ate that could b GE).	e provided to T	MR1H:TMR1L	
bit 1-0	T1GSS<1:0>: Timer1 Gate Source Select bits						
	11 = Compar 10 = Compar 01 = Timer0 c 00 = Timer1 g	ator 2 optionall ator 1 optionall overflow output gate pin	y synchronize y synchronize :	d output (sync_ d output (sync_	<u>-</u> C2OUT) - <u>C</u> 1OUT)		

REGISTER 23-2: T1GCON: TIMER1 GATE CONTROL REGISTER

24.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2
- Optional use as the shift clock for the MSSP module

See Figure 24-1 for a block diagram of Timer2.



FIGURE 24-1: TIMER2 BLOCK DIAGRAM

26.9 Fractional Frequency Adjust (FFA)

FFA is a method by which PWM resolution can be improved on 50% fixed duty cycle signals. Higher resolution is achieved by altering the PWM period by a single count for calculated intervals. This increased resolution is based upon the PWM frequency averaged over a large number of PWM periods. For example, if the period event time is increased by one

FIGURE 26-22: FFA BLOCK DIAGRAM.

psmc_clk period (TPSMC_CLK) every N events, then the effective resolution of the average event period is TPSMC CLK/N.

When active, after every period event the FFA hardware adds the PSMCxFFA value with the previously accumulated result. Each time the addition causes an overflow, the period event time is increased by one. Refer to Figure 26-22.



The FFA function is only available when using one of the two Fixed Duty Cycle modes of operation. In fixed duty cycle operation each PWM period is comprised of two period events. That is why the PWM periods in Table 26-3 example calculations are multiplied by two as opposed to the normal period calculations for normal mode operation.

The extra resolution gained by the FFA is based upon the number of bits in the FFA register and the psmc_clk frequency. The parameters of interest are:

- TPWM this is the lower bound of the PWM period that will be adjusted
- TPWM+1 this is the upper bound of the PWM period that will be adjusted. This is used to help determine the step size for each increment of the FFA register
- TRESOLUTION each increment of the FFA register will add this amount of period to average PWM frequency

TABLE 26-3: FRACTIONAL FREQUENCY ADJUST CALCULATIONS

Parameter	Value
FPSMC_CLK	64 MHz
TPSMC_CLK	15.625 ns
PSMCxPR<15:0>	00FFh = 255
ТРWM	= (PSMCxPR<15:0>+1)*2*TPSMC_CLK = 256*2*15.625ns = 8 us
FPWM	125 kHz
TPWM+1	= (PSMCxPR<15:0>+2)*2*TPSMC_CLK = 257*2*15.625ns = 8.03125 us
FPWM+1	= 124.513 kHz
TRESOLUTION	= (TPWM+1-TPWM)/2 ^{FFA-Bits} = (8.03125us - 8.0 us)/16 = 0.03125us/16 ~ 1.95 ns
FRESOLUTION	(FPWM+1-FPWM)/2 ^{FFA-Bits} ~ -30.4 Hz

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
_	—	PxCPR	PxCPRE<1:0>		—	PxCSR	C<1:0>
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	ed x = Bit is unknown		n -n/n = Value at POR and BOR/Value at all other Rese			
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-4	PxCPRE<1:0	>: PSMCx Clo	ck Prescaler S	Selection bits			
	11 = PSMCx	Clock frequend	cy/8				
	10 = PSMCx Clock frequency/4						
	01 = PSMCx Clock frequency/2						
	00 = PSMCX	Clock irequent	су/ I				
bit 3-2	Unimplemen	ted: Read as '	0'				

REGISTER 26-7: PSMCxCLK: PSMC CLOCK CONTROL REGISTER

	•
bit 1-0	PxCSRC<1:0>: PSMCx Clock Source Selection bits

- 11 = Reserved
- 10 = PSMCxCLK pin
- 01 = 64 MHz clock in from PLL
- 00 = Fosc system clock

REGISTER 26-8: PSMCxOEN: PSMC OUTPUT ENABLE CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	PxOEF ⁽¹⁾	PxOEE ⁽¹⁾	PxOED ⁽¹⁾	PxOEC ⁽¹⁾	PxOEB	PxOEA
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **PxOEy:** PSMCx Output y Enable bit⁽¹⁾

1 = PWM output is active on PSMCx output y pin

0 = PWM output is not active, normal port functions in control of pin

Note 1: These bits are not implemented on PSMC2.

REGISTER 26-21: PSMCxPHL: PSMC PHASE COUNT LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			PSMCxI	PHL<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0

—

PSMCxPHL<7:0>: 16-bit Phase Count Least Significant bits = PSMCxPH<7:0>

REGISTER 26-22: PSMCxPHH: PSMC PHASE COUNT HIGH BYTE REGISTER

R/W-0/0 <t

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSMCxPHH<7:0>:** 16-bit Phase Count Most Significant bits

= PSMCxPH<15:8>

27.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an $\overline{\text{ACK}}$ is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSPCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

27.5 I²C SLAVE MODE OPERATION

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSP1IF additionally getting set upon detection of a Start, Restart, or Stop condition.

27.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 27-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 27-5) affects the address matching process. See **Section 27.5.9** "**SSP Mask Register**" for more information.

27.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

27.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPADD. Even if there is not an address match; SSP1IF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

27.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- SDA or SCL are sampled low at the beginning of the Start condition (Figure 27-32).
- b) SCL is sampled low before SDA is asserted low (Figure 27-33).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- · the BCL1IF flag is set and
- · the MSSP module is reset to its Idle state (Figure 27-32).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 27-34). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



FIGURE 27-33: **BUS COLLISION DURING START CONDITION (SDA ONLY)**

28.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin							
	the corresponding ANSEL bit must be							
	cleared for the receiver to function.							

28.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

28.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters

will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

28.5.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

28.5.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

^{© 2013-2015} Microchip Technology Inc.

29.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "*PIC16(L)F178X Memory Programming Specification*" (DS41457).

29.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

29.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the MCLR Reset function is automatically enabled and cannot be disabled. See **Section 5.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

29.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6 connector) configuration. See Figure 29-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 29-2.

For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 29-3 for more information.

MOVWF	Move W to f				
Syntax:	[<i>label</i>] MOVWF f				
Operands:	$0 \leq f \leq 127$				
Operation:	$(W) \rightarrow (f)$				
Status Affected:	None				
Description:	Move data from W register to register 'f'.				
Words:	1				
Cycles:	1				
Example:	MOVWF OPTION_REG				
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F				

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11] \\ \textbf{-32} \leq k \leq 31 \end{array}$
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will} \\ \text{be either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR - 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/ after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/ decrementing it beyond these bounds will cause it to wraparound.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 32-97: ADC 12-bit Mode, Single-Ended DNL, VDD = 5.5V, VREF = 5.5V.



FIGURE 32-98: ADC 12-bit Mode, Single-Ended INL, VDD = 5.5V, VREF = 5.5V.



FIGURE 32-99: Temp. Indicator Initial Offset, High Range, Temp. = 20°C, PIC16F1788/9 Only.



FIGURE 32-101: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16LF1788/9 Only.



FIGURE 32-100: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16F1788/9 Only.





Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 32-109: Op Amp, Output Voltage Histogram, VDD = 3.0V, VCM = VDD/2.



FIGURE 32-110: Op Amp, Offset Over Common Mode Voltage, VDD = 3.0V, Temp. = 25°C.



FIGURE 32-111: Op Amp, Offset Over Common Mode Voltage, VDD = 5.0V, Temp. = 25°C, PIC16F1788/9 Only.



FIGURE 32-113: Op Amp, Output Slew Rate, Falling Edge, PIC16LF1788/9 Only.



FIGURE 32-112: Op Amp, Output Slew Rate, Rising Edge, PIC16LF1788/9 Only.



FIGURE 32-114: Op Amp, Output Slew Rate, Rising Edge, PIC16F1788/9 Only.

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	N 40		
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.70	3.80
Overall Length	D	5.00 BSC		-
Exposed Pad Length	D2	3.60	3.70	3.80
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Dimension Limits		NOM	MAX		
Number of Pins	N		44			
Pitch	е		0.65 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Width	E	8.00 BSC				
Exposed Pad Width	E2	6.25	6.45	6.60		
Overall Length	D		8.00 BSC			
Exposed Pad Length	D2	6.25	6.45	6.60		
Terminal Width	b	0.20	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ - X T I Tape and Reel Temperature Option Range	/XX Package	XXX Pattern	Exa a)	PIC16 Indust PDIP	: LF1788- I/P rial temperature package
Device:	PIC16F1788, PIC16LF1788, PIC16F1789, PIC16LF1789			5)	Extend	jed temperature, package
Tape and Reel Option:	Blank = Standard packaging (t T = Tape and Reel ⁽¹⁾	ube or tray)				
Temperature Range:	$ \begin{array}{rcl} I & = -40^{\circ}C \text{ to } +85^{\circ}C \\ E & = -40^{\circ}C \text{ to } +125^{\circ}C \end{array} \end{array} $	Industrial) Extended)				
Package: ⁽²⁾	$ \begin{array}{llllllllllllllllllllllllllllllllllll$			Note	1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Pattern:	QTP, SQTP, Code or Special Re (blank otherwise)	quirements			2:	Small form-factor packaging options may be available. Please check <u>www.microchip.com/packaging</u> for small-form factor package availability, or contact your local Sales Office.