

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	75
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21388sdfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 Specifications (2)

Item	Function	Description						
Serial interface	UART0_0 and	2 channels						
	UART0_1	Clock synchronous serial I/O mode, clock asynchronous serial I/O mode						
	UART2	1 channel						
		Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, I <sup>2</sup> C						
		mode (I <sup>2</sup> C-bus), multiprocessor communication mode						
Clock	(SSU)	1 channel (also used for the I <sup>2</sup> C bus)						
Synchronous	SSU_0							
serial	(I <sup>2</sup> C bus)	1 channel (also used for the SSU)						
interface	I <sup>2</sup> C_0							
LIN	HW-LIN_0	Hardware LIN						
module		1 channel (timer RJ_0, UART0_0, or UART0_1 used)						
A/D converter		Resolution: 10 bits × 20 channels, sample and hold function, sweep mode						
Comparator B		2 circuits						
Touch sensor control unit (TSCU)		System CH x 4, electrostatic capacitive touch detection x 36						
CRC calculator		CRC-CCITT (X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1), CRC-16 (X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1) compliant						
Flash memory		Program/erase voltage: VCC = 2.7 V to 5.5 V						
		Program/erase endurance: 10,000 times (data flash)						
		1,000 times (program ROM)						
		Program security: ROM code protect, ID code check						
		Debug functions: On-chip debug, on-board flash rewrite function     PCO (haddarayand expertion) function (data flash)						
0		BGO (background operation) function (data flash)  OBLITION OF A STATE OF						
Operating frequence Power supply vo		CPU clock = 20 MHz (VCC = 2.7 V to 5.5 V) CPU clock = 5 MHz (VCC = 1.8 V to 5.5 V)						
		Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)						
Current consum	puon	Typ. 3.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)						
		Typ. 4.0 $\mu$ A (VCC = 3.0 V, N(XIIV) = 10 MI12)						
		Typ. 2.2 $\mu$ A (VCC = 3.0 V, wait mode ((\text{CIN}) = 32 \text{kHz})						
Operating ambie	ent temperature	-20°C to 85°C (N version)						
	r	-40°C to 85°C (D version) (1)						
Package		80-pin LQFP						
		Package code: PLQP0080KB-A (previous code: 80P6Q-A)						

## Note:

1. Specify the D version if it is to be used.

### 1.2 Product List

Table 1.3 lists product information. Figure 1.1 shows the Product Part Number Structure.

Table 1.3 Product List

### **Current of Dec 2011**

Part No.	Internal RO	M Capacity	Internal RAM	Package Type	Remarks
T all No.	Program ROM	Data Flash	Capacity	Tackage Type	Remarks
R5F21388SNFP	64 Kbytes	1 Kbyte x 4	6 Kbytes	PLQP0080KB-A	N version
R5F2138ASNFP	96 Kbytes		8 Kbytes		
R5F2138CSNFP	128 Kbytes		10 Kbytes		
R5F21388SDFP	64 Kbytes		6 Kbytes	PLQP0080KB-A	D version
R5F2138ASDFP	96 Kbytes		8 Kbytes	1	
R5F2138CSDFP	128 Kbytes		10 Kbytes		




Figure 1.1 Product Part Number Structure

Table 1.4 Pin Name Information by Pin Number (INT, URAT0, and UART2) (1)

							,				, -	., 0,			, ,				
Port	Pin No.			INT						RT0						UART2			
FUIL	FIII NO.	INT0	INT1	INT2	INT3	INT4	TXD_0	TXD_1	RXD_0	RXD_1	CLK_0	CLK_1	TXD2	RXD2	CTS2	RTS2	SDA2	SCL2	CLK2
P0_0	72																		
P0_1	71							TXD_1											
P0_2	70									RXD_1									
P0_3	69									TOOD_T		CLK_1							
												CLK_I							
P0_4	68																		
P0_5	67																		
P0_6	66																		
P0_7	65																		
P1_0	56																		
P1_1	55																		
P1_2	54																		
P1_3	53																		
P1_4	52						TXD_0												
			INT1				TAD_0		DVD 0										
P1_5	51		INTT						RXD_0		0111								
P1_6	50										CLK_0								
P1_7	49		INT1																
P2_0	30		INT1																
P2_1	29																		
P2_2	28																		
P2_3	27																		
P2_4	26																		
P2_5	25		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1
P2_6	24																		
P2_7	23																		
P3_0	4																		
P3_1	36																		
P3_2	3		INT1	INT2															
P3_3	22				INT3										CTS2	RTS2			
P3_4	21												TXD2	RXD2			SDA2	SCL2	
P3_5	20																		CLK2
	35																		OLIVE
P3_6													T1/5 0					0010	
P3_7	19												TXD2	RXD2			SDA2	SCL2	
P4_2	5																		
P4_3	7																		
P4_4	8																		
P4_5	48	INT0												RXD2				SCL2	
P4_6	12																		
P4_7	10																		
P5_0	18																		
P5_1	17																		
P5_2	16																		
P5_3	15																		
P5_4	14																		
P5_5	2																		
P5_6	1		1				1			1							1		
P5_7	80																		
P6_0	77																		
P6_1	76																		
P6_2	75		<b> </b>				<b> </b>	<b> </b>		<b> </b>	<b> </b>	CLK_1		<b> </b>			<b> </b>		
			-	1	-	-	-	TVD /	-	-	-	CLK_I	1	-	-	-	-		1
P6_3	74				-	-		TXD_1	-	<b> </b>					-	-			
P6_4	73		ļ			<b></b>	ļ	ļ		RXD_1	ļ			ļ			ļ		
P6_5	47					INT4						CLK_1							CLK2
P6_6	46		L	INT2	L	<u> </u>	L	L	L	L	L	<u> </u>	TXD2	L	L	L	SDA2		<u> </u>
P6_7	45				INT3														
P7_0	64																		
P7_1	63			1	1	1			1			1	1		1	1			1
			-	1	1	1	-	-	1	-	-	1	1	-	1	1	-		1
P7_2	62		-	1			-	-		-	-	1	1	-			-		1
P7_3	61																		
P7_4	60																		
P7_5	59																		
P7_6	58																		
	57																		
P7_7						1	Ī		1			1	1						

Table 1.5 Pin Name Information by Pin Number (INT, URAT0, and UART2) (2)

Port	Die Ne			INT					UAI	RT0						UART2			
Port	Pin No.	INT0	INT1	INT2	INT3	INT4	TXD_0	TXD_1	RXD_0	RXD_1	CLK_0	CLK_1	TXD2	RXD2	CTS2	RTS2	SDA2	SCL2	CLK2
P8_0	44																		
P8_1	43																		
P8_2	42																		
P8_3	41																		
P8_4	40																		
P8_5	39																		
P8_6	38																		
P8_7	37																		
P9_0	34																		
P9_1	33																		
P9_2	32																		
P9_3	31																		
P9_4	79																		
P9_5	78																		

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3. R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

### 2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

## 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

## 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

## 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.



# 3.2 Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 3.1 to 3.16 list the SFR Information. Table 3.17 lists the ID code Area, Option Function Select Area.

Table 3.1 SFR Information (1) (1)

Address	Symbol	Register Name	After Reset	Remarks
00000h	Symbol	Register Name	Alter Neset	Remarks
00000h				
00001h				
00002h				
00003H	DMO	Processor Mode Register 0	006	
00004n 00005h	PM0 PM1	Processor Mode Register 0  Processor Mode Register 1	00h 10000000b	
	PINIT	Processor Mode Register 1	10000000	
00006h	DDOD	Protect Desister	001-	
00007h	PRCR	Protect Register	00h	
00008h	CM0	System Clock Control Register 0	00101000b	
00009h	CM1	System Clock Control Register 1	00100000b	
0000Ah	OCD	Oscillation Stop Detection Register	00h	
0000Bh	CM3	System Clock Control Register 3	00h	
0000Ch	CM4	System Clock Control Register 4	00000001b	
0000Dh				
0000Eh				
0000Fh				
00010h	CPSRF	Clock Prescaler Reset Flag	00h	
00011h				
00012h	FRA0	High-Speed On-Chip Oscillator Control Register 0	00h	
00013h				
00014h	FRA2	High-Speed On-Chip Oscillator Control Register 2	00h	
00015h				
00016h				
00017h				
00018h				
00019h				
0001Ah				
0001Bh				
0001Ch				
0001Dh				
0001Eh			+	
0001Eh			+	
00020h	RISR	Reset Interrupt Select Register	10000000b or	(Note 2)
00020		Troops intorrupt golder regions.	00000000b	(11010 =)
00021h	WDTR	Watchdog Timer Reset Register	FFh	
00021h	WDTS	Watchdog Timer Start Register	FFh	
00022h	WDTC	Watchdog Timer Control Register	01111111b	
00023h	CSPR	Count Source Protection Mode Register	10000000b or	(Note 2)
0002411	COFK	Count Source Flotection Mode Register	0000000b 0l	(Note 2)
00025h			00000000	
00025h				
00027h	DOTED	Paget Course Determination Desister	0000000	
00028h	RSTFR	Reset Source Determination Register	00XXXXXXb	+
00029h				+
0002Ah				
0002Bh	0) (0.0	OTDV/VDQ D	1001	
0002Ch	SVDC	STBY VDC Power Control Register	00h	
0002Dh				
0002Eh				
0002Fh				
00030h	CMPA	Voltage Monitor Circuit Control Register	00h	
00031h	VCAC	Voltage Monitor Circuit Edge Select Register	00h	
00032h	OCVREFCR	On-Chip Reference Voltage Control Register	00h	
00033h				
00034h	VCA2	Voltage Detection Register 2	00000000b or	(Note 3)
			00100000b	
00035h				
00036h	VD1LS	Voltage Detection 1 Level Select Register	00000111b	
00037h		į -		
00038h	VW0C	Voltage Monitor 0 Circuit Control Register	1100XX10b or	(Note 3)
		G	1100XX11b	,
00039h	VW1C	Voltage Monitor 1 Circuit Control Register	10001010b	+
0000311	****	Vollago Monitor i Onouit Oontrol Neglotel	100010100	I.

X: Undefined

- 1. The blank areas are reserved. No access is allowed.
- 2. Depends on the CSPROINI bit in the OFS register.
- 3. Depends on the LVDASI bit in the OFS register.

Table 3.5 SFR Information (5) (1)

Address	Symbol	Register Name	After Reset	Remarks
000FAh	27			
000FBh				
000FCh				
000FDh				
000FEh				
000FFh				
00100h				
00101h				
00102h				
00103h				
00104h				
00105h				
00106h				
00107h 00108h				
00108h				
00109H				
0010An				
0010Bh				
0010Ch				
0010Eh				
0010Eh			<u> </u>	
00110h	TRJ_0	Timer RJ_0 Counter Register	FFFFh	
00111h	1	<u>_</u>		
00112h	TRJCR_0	Timer RJ_0 Control Register	00h	
00113h	TRJIOC_0	Timer RJ_0 I/O Control Register	00h	
00114h	TRJMR_0	Timer RJ_0 Mode Register	00h	
00115h	TRJISR_0	Timer RJ_0 Event Pin Select Register	00h	
00116h				
00117h				
00118h				
00119h				
0011Ah				
0011Bh				
0011Ch				
0011Dh				
0011Eh				
0011Fh 00120h				
00120h 00121h				
0012111 00122h				
00122h				
00123h				
00124h				
00123h				
00120h				
00127h				
00129h				
0012Ah				
0012Bh				
0012Ch				
0012Dh				
0012Eh				
0012Fh				
00130h	TRBCR_0	Timer RB2_0 Control Register	00h	
00131h	TRBOCR_0	Timer RB2_0 One-Shot Control Register	00h	
00132h	TRBIOC_0	Timer RB2_0 I/O Control Register	00h	
00133h	TRBMR_0	Timer RB2_0 Mode Register	00h	
00134h	TRBPRE_0	Timer RB2_0 Prescaler Register	FFh	
00135h	TRBPR_0	Timer RB2_0 Primary Register	FFh	
00136h	TRBSC_0	Timer RB2_0 Secondary Register	FFh	
00137h	TRBIR_0	Timer RB2_0 Interrupt Request Register	00h	
00138h	TRCCNT_0	Timer RC_0 Counter	0000h	
00139h				
Note:				

<sup>1.</sup> The blank areas are reserved. No access is allowed.

Table 3.13 SFR Information (13) (1)

Address 06C0Ah 06C0Bh 06C0Ch 06C0Ch 06C0Ch 06C0Ch 06C0Ch 06C10h 06C11h 06C11h 06C12h 06C12h 06C13h 06C14h 06C15h 06C16h	Area for stor	Register Name ing DTC transfer vector 10 ing DTC transfer vector 11 ing DTC transfer vector 12 ing DTC transfer vector 13 ing DTC transfer vector 14	After Reset  XXh  XXh  XXh  XXh  XXh	Remarks
06C0Bh 06C0Ch 06C0Dh 06C0Eh 06C0Eh 06C10h 06C10h 06C11h 06C12h 06C13h 06C14h 06C15h 06C16h	Area for stor	ng DTC transfer vector 11 ing DTC transfer vector 12 ing DTC transfer vector 13 ing DTC transfer vector 14	XXh XXh XXh	
06C0Ch 06C0Dh 06C0Eh 06C0Eh 06C10h 06C11h 06C12h 06C13h 06C13h 06C14h 06C15h	Area for stor	ng DTC transfer vector 12 ing DTC transfer vector 13 ing DTC transfer vector 14	XXh XXh	
06C0Dh 06C0Eh 06C0Fh 06C10h 06C11h 06C12h 06C13h 06C14h 06C15h 06C16h	Area for stor	ing DTC transfer vector 13 ing DTC transfer vector 14	XXh	+
06C0Eh 06C0Fh 06C10h 06C11h 06C12h 06C13h 06C14h 06C15h 06C16h	Area for stor Area for stor Area for stor	ing DTC transfer vector 14		
06C0Fh 06C10h 06C11h 06C12h 06C13h 06C14h 06C15h 06C16h	Area for stor	ů .	XXh	+
06C10h 06C11h 06C12h 06C13h 06C14h 06C15h 06C16h	Area for stor	ng IIIC transfer vector 15	XXh	+
06C11h 06C12h 06C13h 06C14h 06C15h 06C16h		ng DTC transfer vector 15	XXh	
06C12h 06C13h 06C14h 06C15h 06C16h		ng DTC transfer vector 16	XXh	
06C13h 06C14h 06C15h 06C16h		ng DTC transfer vector 17		+
06C14h 06C15h 06C16h		ng DTC transfer vector 18	XXh	+
06C15h 06C16h	Area for stor	ng DTC transfer vector 19	XXh	+
06C16h				+
		DTO: (	100	
000471		ng DTC transfer vector 22	XXh	
06C17h		ng DTC transfer vector 23	XXh	
06C18h		ng DTC transfer vector 24	XXh	
06C19h	Area for stor	ng DTC transfer vector 25	XXh	
06C1Ah				
06C1Bh				
06C1Ch				
06C1Dh				
06C1Eh				
06C1Fh				
06C20h				
06C21h				
06C22h				
06C23h				
06C24h				
06C25h				
06C26h				
06C27h				
06C28h				
06C29h				
06C2Ah	Area for stor	ing DTC transfer vector 42	XXh	
06C2Bh				
06C2Ch				
06C2Dh				
06C2Eh				
06C2Fh				
06C30h				
06C31h	Area for stor	ing DTC transfer vector 49	XXh	+
06C32h	7 (104 101 010)	ing DTO transfer vector to	7001	+
06C33h	Area for stor	ing DTC transfer vector 51	XXh	+
06C34h		ing DTC transfer vector 52	XXh	_
06C35h		ing DTC transfer vector 52	XXh	_
06C35h		ing DTC transfer vector 53	XXh	+
06C37h	Alea for stor	ing D TO transier vector of	77311	+
06C3711	+			+
06C36H	+			+
06C39h	+			+
06C3An 06C3Bh				+
06C3Ch				+
				+
06C3Dh				+
06C3Eh	<u>_</u>			+
06C3Fh	0000	Decister 0	VVI-	+
	CCR0 DTC Control		XXh	
		ize Register 0	XXh	
		r Count Register 0	XXh	
		r Count Reload Register 0	XXh	
	SAR0 DTC Source	Address Register 0	XXXXh	
06C45h				
	DAR0 DTC Destina	tion Address Register 0	XXXXh	
06C47h				
	CCR1 DTC Control		XXh	
06C49h DT	BLS1 DTC Block S	ize Register 1	XXh	

X: Undefined

Note

<sup>1.</sup> The blank areas are reserved. No access is allowed.

Table 3.14 SFR Information (14) (1)

Address	Symbol	Register Name	After Reset	Remarks
06C4Ah	DTCCT1	DTC Transfer Count Register 1	XXh	Romano
06C4An	DTRLD1	DTC Transfer Count Register 1  DTC Transfer Count Reload Register 1	XXh	
06C4Ch	DTSAR1	DTC Source Address Register 1	XXXXh	
06C4Dh	DIOMICI	B 10 Godi oc / tudi ess 1 (egister 1	7777711	
06C4Eh	DTDAR1	DTC Destination Address Register 1	XXXXh	
06C4EII	DIDAKI	DTC Destination Address Register 1	^^^	
	DTCCDC	DTO Control Desister 0	VVI	
06C50h	DTCCR2	DTC Control Register 2	XXh	
06C51h	DTBLS2	DTC Block Size Register 2	XXh	
06C52h	DTCCT2	DTC Transfer Count Register 2	XXh	
06C53h	DTRLD2	DTC Transfer Count Reload Register 2	XXh	
06C54h	DTSAR2	DTC Source Address Register 2	XXXXh	
06C55h				
06C56h	DTDAR2	DTC Destination Address Register 2	XXXXh	
06C57h				
06C58h	DTCCR3	DTC Control Register 3	XXh	
06C59h	DTBLS3	DTC Block Size Register 3	XXh	
06C5Ah	DTCCT3	DTC Transfer Count Register 3	XXh	
06C5Bh	DTRLD3	DTC Transfer Count Reload Register 3	XXh	
06C5Ch	DTSAR3	DTC Source Address Register 3	XXXXh	
06C5Dh				
06C5Eh	DTDAR3	DTC Destination Address Register 3	XXXXh	
06C5Fh	1			
06C60h	DTCCR4	DTC Control Register 4	XXh	
06C61h	DTBLS4	DTC Block Size Register 4	XXh	
06C62h	DTCCT4	DTC Transfer Count Register 4	XXh	
06C62h	DTRLD4	DTC Transfer Count Register 4  DTC Transfer Count Reload Register 4	XXh	
	DTSAR4	DTC Transfer Count Reload Register 4  DTC Source Address Register 4	XXXXh	
06C64h 06C65h	DISAK4	DTO Source Address Register 4	^^^^	
	DTDADA	DTO D C C ALL D C A	NAAA4	
06C66h	DTDAR4	DTC Destination Address Register 4	XXXXh	
06C67h				
06C68h	DTCCR5	DTC Control Register 5	XXh	
06C69h	DTBLS5	DTC Block Size Register 5	XXh	
06C6Ah	DTCCT5	DTC Transfer Count Register 5	XXh	
06C6Bh	DTRLD5	DTC Transfer Count Reload Register 5	XXh	
06C6Ch	DTSAR5	DTC Source Address Register 5	XXXXh	
06C6Dh				
06C6Eh	DTDAR5	DTC Destination Address Register 5	XXXXh	
06C6Fh	1			
06C70h	DTCCR6	DTC Control Register 6	XXh	
06C71h	DTBLS6	DTC Block Size Register 6	XXh	
06C72h	DTCCT6	DTC Transfer Count Register 6	XXh	
06C73h	DTRLD6	DTC Transfer Count Reload Register 6	XXh	
06C74h	DTSAR6	DTC Source Address Register 6	XXXXh	
06C75h	Diorito	D 10 Oddrec / tudicos recipiater o	7777711	
06C76h	DTDAR6	DTC Destination Address Register 6	XXXXh	
06C77h	DIDARO	DTC Destination Address Register 6	^^^	
06C77fi	DTCCP7	DTC Control Pogistor 7	YYh	
	DTCCR7	DTC Control Register 7	XXh	
06C79h	DTBLS7	DTC Block Size Register 7	XXh	
	DTCCT7	DTC Transfer Count Register 7	XXh	
06C7Bh	DTRLD7	DTC Transfer Count Reload Register 7	XXh	
06C7Ch	DTSAR7	DTC Source Address Register 7	XXXXh	
06C7Dh			1,000	
06C7Eh	DTDAR7	DTC Destination Address Register 7	XXXXh	
06C7Fh				
06C80h	DTCCR8	DTC Control Register 8	XXh	
06C81h	DTBLS8	DTC Block Size Register 8	XXh	
06C82h	DTCCT8	DTC Transfer Count Register 8	XXh	
06C83h	DTRLD8	DTC Transfer Count Reload Register 8	XXh	
06C84h	DTSAR8	DTC Source Address Register 8	XXXXh	
06C85h	1			
06C86h	DTDAR8	DTC Destination Address Register 8	XXXXh	
06C87h	1	<b>y</b>		
06C88h	DTCCR9	DTC Control Register 9	XXh	
06C89h	DTBLS9	DTC Block Size Register 9	XXh	
06C8Ah	DTCCT9	DTC Transfer Count Register 9	XXh	
06C8Bh	DTRLD9	DTC Transfer Count Register 9  DTC Transfer Count Reload Register 9	XXh	
		DTC Transfer Count Reload Register 9  DTC Source Address Register 9		
06C8Ch	DTSAR9	DTO Source Address Register 9	XXXXh	
06C8Dh	DTDAGG	DTO Destination Address D. 11.0	NANA P	
06C8Eh	DTDAR9	DTC Destination Address Register 9	XXXXh	
06C8Fh				
X: Undefine				

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.17 ID code Area, Option Function Select Area

Address	Symbol	Area Name	After Reset	Address size
:				
0FFDBh	OFS2	Option Function Select Register 2	(Note 1)	
:				
0FFDFh	ID1		(Note 2)	
<u> </u>				
0FFE3h	ID2		(Note 2)	
<u> </u>				
0FFEBh	ID3		(Note 2)	
:			1	
0FFEFh	ID4		(Note 2)	
	T.=			
0FFF3h	ID5		(Note 2)	
<u> </u>	T		To	
0FFF7h	ID6		(Note 2)	
:	Line		Tal. a	
0FFFBh	ID7		(Note 2)	
:	1050	To 6 6 0 1 1 1 1 1	T01 ( 4)	
0FFFFh	OFS	Option Function Select Register	(Note 1)	

<sup>1.</sup> The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the option function select area. Erasing the block including the option function select area sets the option function select area to FFh.

<sup>2.</sup> The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the ID code area. Erasing the block including the ID code area sets the ID code area to FFh.

Table 4.6 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise specified)

Symbol	Dorometer	Conditions		Standa	ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	Program/erase endurance (1)		10,000 (2)	_	_	times
_	Byte program time (Program and erase endurance ≤ 1,000 times)		_	160	950	μs
_	Byte program time (Program and erase endurance > 1,000 times)		_	300	950	μs
_	Block erase time (Program and erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (Program and erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	3 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μs
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μs
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30 + CPU clock × 1 cycle	μs
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 (N ver.) -40 (D ver.)	_	85	°C
_	Data hold time <sup>(6)</sup>	Ambient temperature = 55°C (7)	20	_	_	year

## Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100, 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.
- 7. The data hold time includes 7,000 hours under an environment of ambient temperature 85°C.




Figure 4.2 Time Delay from Suspend Request until Suspend

Table 4.7 Voltage Detection 0 Circuit Characteristics (Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/ -40°C to 85°C (D version))

Symbol	Parameter	Conditions		Standard		Unit
Symbol	i arameter	Conditions	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (1)	When Vcc falls	1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (1)	When Vcc falls	2.15	2.35	2.55	V
	Voltage detection level Vdet0_2 (1)	When Vcc falls	2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (1)	When Vcc falls	3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet0 – 0.1) V	_	6	150	μs
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μs

- 1. The voltage detection level must be selected with bits VDSEL0 and VDSEL1 in the OFS register.
- 2. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 4.15 DC Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr =  $-20^{\circ}$ C to 85°C (N version)/ $-40^{\circ}$ C to 85°C (D version), unless otherwise specified)

		Conditions								Standard (4)			
Symbol	Parameter		Osci	llation	On-Chip (	Oscillator		Low-Power-					Unit
Cymbol			XIN (2)	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	Тур.	Max.	Onne
Icc	Power	High-	20 MHz	Off	Off	125 kHz	No division	_		_	6.5	15	mA
	supply current (1)	speed clock	16 MHz	Off	Off	125 kHz	No division	_		_	5.3	12.5	mA
	Current (1)	mode	10 MHz	Off	Off	125 kHz	No division	_		_	3.6	_	mA
			20 MHz	Off	Off	125 kHz	Divide-by-8	_		_	3.0	_	mA
			16 MHz	Off	Off	125 kHz	Divide-by-8	_		<b>—</b>	2.2	_	mA
			10 MHz	Off	Off	125 kHz	Divide-by-8	_		_	1.5	_	mA
		High-	Off	Off	20 MHz (3)	125 kHz	No division	_		<b>—</b>	7.0	15	mA
		speed on- chip	Off	Off	20 MHz (3)	125 kHz	Divide-by-8	_		_	3.0	_	mA
		oscillator mode	Off	Off	4 MHz <sup>(3)</sup>	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		_	1	_	mA
		Low- speed on- chip oscillator mode  Low- speed clock mode  Wait mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		_	90	400	μА
			Off	32 kHz	Off	Off	_	FMR27 = 1 SVC0 = 0		_	85	400	μΑ
			Off	32 kHz	Off	Off	_	FMSTP = 1 SVC0 = 0	Program operation on RAM Flash memory off	_	47	_	μΑ
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	_	15	100	μА
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	90	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	_	μА
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	_	2.2	6.0	μА
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μА

- 1. Vcc = 3.3 V to 5.5 V, single-chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 3. fHOCO-F
- 4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

  The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.17 DC Characteristics (4) [2.7 V  $\leq$  Vcc < 3.3 V] (Topr =  $-20^{\circ}$ C to 85°C (N version)/ $-40^{\circ}$ C to 85°C (D version), unless otherwise specified))

		Conditions									Standard (4)			
Symbol	Parameter		Oscillation		On-Chip	Oscillator		Low-Power-					Unit	
			XIN (2)	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	Тур.	Max.		
Icc	Power	High-	10 MHz	Off	Off	125 kHz	No division	_		_	3.5	10	mA	
	supply current (1)	speed clock mode	10 MHz	Off	Off	125 kHz	Divide-by-8	_		_	1.5	7.5	mA	
		High-	Off	Off	20 MHz (3)	125 kHz	No division	_		_	7.0	15	mA	
		speed on- chip	Off	Off	20 MHz (3)	125 kHz	Divide-by-8	_		_	3.0	_	mA	
		oscillator	Off	Off	10 MHz (3)	125 kHz	No division	_		_	4.0	_	mA	
		mode	Off	Off	10 MHz (3)	125 kHz	Divide-by-8	_		_	1.5	_	mA	
			Off	Off	4 MHz <sup>(3)</sup>	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		_	1	_	mA	
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		_	90	390	μА	
		Low- speed clock mode Wait mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		_	80	400	μA	
			Off	32 kHz	Off	Off	No division	FMSTP = 1 SVC0 = 0	Program operation on RAM Flash memory off	_	40	_	μΑ	
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	_	15	90	μА	
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	80	μА	
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	_	μА	
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	_	2.2	6.0	μА	
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μА	

- 1. Vcc = 2.7 V to 3.3 V, single-chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 3. fHOCO-F
- 4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

  The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.19 DC Characteristics (6) [1.8 V  $\leq$  Vcc < 2.7 V] (Topr =  $-20^{\circ}$ C to 85°C (N version)/ $-40^{\circ}$ C to 85°C (D version), unless otherwise specified)

	ı						0 1111			0.	andard	(4)	
	Parameter		Conditions									(4)	ĺ
Symbol			Osci	Ilation XCIN	On-Chip ( High- Speed	Oscillator Low- Speed	CPU Clock	Low-Power- Consumption Setting	Other	Min.	Тур.	Max.	Unit
Icc	Power	High-	5 MHz	Off	Off	125 kHz	No division	_		<b>—</b>	2.2	_	mA
	supply current (1)	speed clock mode	5 MHz	Off	Off	125 kHz	Divide-by-8	_		-	0.8	_	mA
		High-	Off	Off	5 MHz <sup>(3)</sup>	125 kHz	No division	_		_	2.5	10	mA
		speed on- chip	Off	Off	5 MHz (3)	125 kHz	Divide-by-8	_		_	1.7	_	mA
		oscillator mode	Off	Off	4 MHz <sup>(3)</sup>	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		_	1	_	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		_	90	300	μА
		Low- speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		_	80	350	μА
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	_	15	90	μА
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	80	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	_	μА
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	_	2.2	6	μА
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μА

- 1. Vcc = 1.8 V to 2.7 V, single-chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 3. fHOCO-F
- 4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

  The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

## 4.5 AC Characteristics

Table 4.20 Timing Requirements of Clock Synchronous Serial I/O with Chip Select (during Master Operation)
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version))

Symbol	Parameter	Conditions	Star	Unit		
Syllibol	Parameter	Conditions	Min.	Тур.	Max.	Offic
tsucyc	SSCK clock cycle time		4.00	_	_	tcyc (1)
tHI	SSCK clock high width		0.40	_	0.60	tsucyc
tLO	SSCK clock low width		0.40	_	0.60	tsucyc
trise	SSCK clock rising time	2.7 V ≤ Vcc ≤ 5.5 V	_	_	0.50	tcyc (1)
		1.8 V ≤ Vcc < 2.7 V	_	_	1.00	tcyc (1)
tFALL	SSCK clock falling time	2.7 V ≤ Vcc ≤ 5.5 V	_	_	0.50	tcyc (1)
		1.8 V ≤ Vcc < 2.7 V	_	_	1.00	tcyc (1)
tsu	SSI, SSO data input setup time	4.5 V ≤ Vcc ≤ 5.5 V	60	_	_	ns
		2.7 V ≤ Vcc < 4.5 V	70	_	_	ns
		1.8 V ≤ Vcc < 2.7 V	100	_	_	ns
tH	SSI, SSO data input hold time	2.7 V ≤ Vcc ≤ 5.5 V	2.00	_	_	tcyc (1)
		1.8 V ≤ Vcc < 2.7 V	2.00	_	_	tcyc (1)
tLEAD	SCS-SCK output delay time		0.5 tsucyc - 1 tcyc	_	_	ns
tLAG	SCK -SCS output valid time		0.5 tsucyc - 1 tcyc	_	_	ns
ton	SSO data output delay time	2.7 V ≤ Vcc ≤ 5.5 V	_	_	30.00	ns
		1.8 V ≤ Vcc < 2.7 V	_	_	1.00	tcyc (1)

Note:

1. 1tcyc = 1/f1 (s)




Figure 4.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 4.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 4.26 Timing Requirements of External Interrupt  $\overline{\text{INTi}}$  (i = 0 to 4) and Key Input Interrupt  $\overline{\text{KIj}}$  (j = 0 to 3)

		Standard							
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3 V,	Topr = 25°C	Vcc = 5 V,	Topr = 25°C	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
tw(INH)	INTi input high width, Klj input high width	1000 (1)	_	380 (1)	_	250 (1)	_	ns	
tw(INL)	INTi input low width, KIj input low width	1000 (2)	_	380 (2)	_	250 (2)	_	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input high pulse width of either (1/digital filter sampling frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input low pulse width of either (1/digital filter sampling frequency × 3) or the minimum value of standard, whichever is greater.




Figure 4.10 Input Timing of External Interrupt  $\overline{\text{INTi}}$  and Key Input Interrupt  $\overline{\text{KIj}}$  (i = 0 to 4; j = 0 to 3)

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +444-1628-585-100, Fax: +444-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2353-1155, Fax: +86-10-8235-7679

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141