



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SIO, SSU, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 75 |
| Program Memory Size | 96KB (96K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 20x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-LQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2138asdfp-30 |

Table 1.2 Specifications (2)

| Item | Function | Description |
|--|---|---|
| Serial interface | UART0_0 and UART0_1 | 2 channels Clock synchronous serial I/O mode, clock asynchronous serial I/O mode |
| | UART2 | 1 channel Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, I ² C mode (I ² C-bus), multiprocessor communication mode |
| Clock Synchronous serial interface | (SSU) SSU_0 | 1 channel (also used for the I ² C bus) |
| | (I ² C bus) I ² C_0 | 1 channel (also used for the SSU) |
| LIN module | HW-LIN_0 | Hardware LIN 1 channel (timer RJ_0, UART0_0, or UART0_1 used) |
| A/D converter | | Resolution: 10 bits × 20 channels, sample and hold function, sweep mode |
| Comparator B | | 2 circuits |
| Touch sensor control unit (TSCU) | | System CH × 4, electrostatic capacitive touch detection × 36 |
| CRC calculator | | CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$), CRC-16 ($X^{16} + X^{15} + X^2 + 1$) compliant |
| Flash memory | | <ul style="list-style-type: none"> • Program/erase voltage: VCC = 2.7 V to 5.5 V • Program/erase endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • BGO (background operation) function (data flash) |
| Operating frequency/ Power supply voltage | | CPU clock = 20 MHz (VCC = 2.7 V to 5.5 V) CPU clock = 5 MHz (VCC = 1.8 V to 5.5 V) |
| Current consumption | | Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 μA (VCC = 3.0 V, wait mode f(XCIN) = 32 kHz) Typ. 2.2 μA (VCC = 3.0 V, stop mode) |
| Operating ambient temperature | | -20°C to 85°C (N version) -40°C to 85°C (D version) ⁽¹⁾ |
| Package | | 80-pin LQFP Package code: PLQP0080KB-A (previous code: 80P6Q-A) |

Note:

1. Specify the D version if it is to be used.

1.2 Product List

Table 1.3 lists product information. Figure 1.1 shows the Product Part Number Structure.

Table 1.3 Product List

Current of Dec 2011

| Part No. | Internal ROM Capacity | | Internal RAM Capacity | Package Type | Remarks |
|--------------|-----------------------|-------------|-----------------------|--------------|-----------|
| | Program ROM | Data Flash | | | |
| R5F21388SNFP | 64 Kbytes | 1 Kbyte × 4 | 6 Kbytes | PLQP0080KB-A | N version |
| R5F2138ASNFP | 96 Kbytes | | 8 Kbytes | | |
| R5F2138CSNFP | 128 Kbytes | | 10 Kbytes | | |
| R5F21388SDFP | 64 Kbytes | | 6 Kbytes | PLQP0080KB-A | D version |
| R5F2138ASDFP | 96 Kbytes | | 8 Kbytes | | |
| R5F2138CSDFP | 128 Kbytes | | 10 Kbytes | | |




Figure 1.1 Product Part Number Structure

1.3 Block Diagram

Figure 1.2 shows the Block Diagram.




Figure 1.2 Block Diagram

Table 1.4 Pin Name Information by Pin Number (INT, URAT0, and UART2) (1)

| Port | Pin No. | INT | | | | | UART0 | | | | | | UART2 | | | | | | |
|------|---------|------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|
| | | INT0 | INT1 | INT2 | INT3 | INT4 | TXD_0 | TXD_1 | RXD_0 | RXD_1 | CLK_0 | CLK_1 | TXD2 | RXD2 | CTS2 | RTS2 | SDA2 | SCL2 | CLK2 |
| P0_0 | 72 | | | | | | | | | | | | | | | | | | |
| P0_1 | 71 | | | | | | | TXD_1 | | | | | | | | | | | |
| P0_2 | 70 | | | | | | | | | RXD_1 | | | | | | | | | |
| P0_3 | 69 | | | | | | | | | | CLK_1 | | | | | | | | |
| P0_4 | 68 | | | | | | | | | | | | | | | | | | |
| P0_5 | 67 | | | | | | | | | | | | | | | | | | |
| P0_6 | 66 | | | | | | | | | | | | | | | | | | |
| P0_7 | 65 | | | | | | | | | | | | | | | | | | |
| P1_0 | 56 | | | | | | | | | | | | | | | | | | |
| P1_1 | 55 | | | | | | | | | | | | | | | | | | |
| P1_2 | 54 | | | | | | | | | | | | | | | | | | |
| P1_3 | 53 | | | | | | | | | | | | | | | | | | |
| P1_4 | 52 | | | | | | TXD_0 | | | | | | | | | | | | |
| P1_5 | 51 | | INT1 | | | | | | RXD_0 | | | | | | | | | | |
| P1_6 | 50 | | | | | | | | | | CLK_0 | | | | | | | | |
| P1_7 | 49 | | INT1 | | | | | | | | | | | | | | | | |
| P2_0 | 30 | | INT1 | | | | | | | | | | | | | | | | |
| P2_1 | 29 | | | | | | | | | | | | | | | | | | |
| P2_2 | 28 | | | | | | | | | | | | | | | | | | |
| P2_3 | 27 | | | | | | | | | | | | | | | | | | |
| P2_4 | 26 | | | | | | | | | | | | | | | | | | |
| P2_5 | 25 | | | | | | | | | | | | | | | | | | |
| P2_6 | 24 | | | | | | | | | | | | | | | | | | |
| P2_7 | 23 | | | | | | | | | | | | | | | | | | |
| P3_0 | 4 | | | | | | | | | | | | | | | | | | |
| P3_1 | 36 | | | | | | | | | | | | | | | | | | |
| P3_2 | 3 | | INT1 | INT2 | | | | | | | | | | | | | | | |
| P3_3 | 22 | | | | INT3 | | | | | | | | | | CTS2 | RTS2 | | | |
| P3_4 | 21 | | | | | | | | | | | | TXD2 | RXD2 | | | SDA2 | SCL2 | |
| P3_5 | 20 | | | | | | | | | | | | | | | | | | CLK2 |
| P3_6 | 35 | | | | | | | | | | | | | | | | | | |
| P3_7 | 19 | | | | | | | | | | | | TXD2 | RXD2 | | | SDA2 | SCL2 | |
| P4_2 | 5 | | | | | | | | | | | | | | | | | | |
| P4_3 | 7 | | | | | | | | | | | | | | | | | | |
| P4_4 | 8 | | | | | | | | | | | | | | | | | | |
| P4_5 | 48 | INT0 | | | | | | | | | | | | RXD2 | | | | SCL2 | |
| P4_6 | 12 | | | | | | | | | | | | | | | | | | |
| P4_7 | 10 | | | | | | | | | | | | | | | | | | |
| P5_0 | 18 | | | | | | | | | | | | | | | | | | |
| P5_1 | 17 | | | | | | | | | | | | | | | | | | |
| P5_2 | 16 | | | | | | | | | | | | | | | | | | |
| P5_3 | 15 | | | | | | | | | | | | | | | | | | |
| P5_4 | 14 | | | | | | | | | | | | | | | | | | |
| P5_5 | 2 | | | | | | | | | | | | | | | | | | |
| P5_6 | 1 | | | | | | | | | | | | | | | | | | |
| P5_7 | 80 | | | | | | | | | | | | | | | | | | |
| P6_0 | 77 | | | | | | | | | | | | | | | | | | |
| P6_1 | 76 | | | | | | | | | | | | | | | | | | |
| P6_2 | 75 | | | | | | | | | | CLK_1 | | | | | | | | |
| P6_3 | 74 | | | | | | | TXD_1 | | | | | | | | | | | |
| P6_4 | 73 | | | | | | | | | RXD_1 | | | | | | | | | |
| P6_5 | 47 | | | | | INT4 | | | | | CLK_1 | | | | | | | | CLK2 |
| P6_6 | 46 | | | INT2 | | | | | | | | | TXD2 | | | | SDA2 | | |
| P6_7 | 45 | | | | INT3 | | | | | | | | | | | | | | |
| P7_0 | 64 | | | | | | | | | | | | | | | | | | |
| P7_1 | 63 | | | | | | | | | | | | | | | | | | |
| P7_2 | 62 | | | | | | | | | | | | | | | | | | |
| P7_3 | 61 | | | | | | | | | | | | | | | | | | |
| P7_4 | 60 | | | | | | | | | | | | | | | | | | |
| P7_5 | 59 | | | | | | | | | | | | | | | | | | |
| P7_6 | 58 | | | | | | | | | | | | | | | | | | |
| P7_7 | 57 | | | | | | | | | | | | | | | | | | |

Table 1.6 Pin Name Information by Pin Number (SSU/I²C, Timer RJ, and Timer RB2) (1)

| Port | Pin No. | SSU/I ² C | | | | | | Timer RJ | | Timer RB2 |
|------|---------|----------------------|-------|-------|-------|--------|-------|----------|---------|-----------|
| | | SCL_0 | SDA_0 | SSI_0 | SCS_0 | SSCK_0 | SSO_0 | TRJO_0 | TRJIO_0 | TRBO_0 |
| P0_0 | 72 | | | | | | | | | |
| P0_1 | 71 | | | | | | | | | |
| P0_2 | 70 | | | | | | | | | |
| P0_3 | 69 | | | | | | | | | |
| P0_4 | 68 | | | | | | | | | |
| P0_5 | 67 | | | | | | | | | |
| P0_6 | 66 | | | | | | | | | |
| P0_7 | 65 | | | | | | | | | |
| P1_0 | 56 | | | | | | | | | |
| P1_1 | 55 | | | | | | | | | |
| P1_2 | 54 | | | | | | | | | |
| P1_3 | 53 | | | | | | | | | TRBO_0 |
| P1_4 | 52 | | | | | | | | | |
| P1_5 | 51 | | | | | | | | TRJIO_0 | |
| P1_6 | 50 | | | | | | | | | |
| P1_7 | 49 | | | | | | | | | |
| P2_0 | 30 | | | | | | | | | |
| P2_1 | 29 | | | | | | | | | |
| P2_2 | 28 | | | | | | | | | |
| P2_3 | 27 | | | | | | | | | |
| P2_4 | 26 | | | | | | | | | |
| P2_5 | 25 | | | | | | | | | |
| P2_6 | 24 | | | | | | | | | |
| P2_7 | 23 | | | | | | | | | |
| P3_0 | 4 | | | | | | | TRJO_0 | | |
| P3_1 | 36 | | | | | | | | | |
| P3_2 | 3 | | | | | | | | TRJIO_0 | |
| P3_3 | 22 | | | | SCS_0 | | | | | |
| P3_4 | 21 | | | SSI_0 | | | | | | |
| P3_5 | 20 | SCL_0 | | | | SSCK_0 | | | | |
| P3_6 | 35 | | | | | | | | | |
| P3_7 | 19 | | SDA_0 | | | | SSO_0 | | | |
| P4_2 | 5 | | | | | | | | | |
| P4_3 | 7 | | | | | | | | | |
| P4_4 | 8 | | | | | | | | | |
| P4_5 | 48 | | | | | | | | | |
| P4_6 | 12 | | | | | | | | | |
| P4_7 | 10 | | | | | | | | | |
| P5_0 | 18 | | | | | | | | | |
| P5_1 | 17 | | | | | | | | | |
| P5_2 | 16 | | | | | | | | | |
| P5_3 | 15 | | | | | | | | | |
| P5_4 | 14 | | | | | | | | | |
| P5_5 | 2 | | | | | | | | TRJIO_0 | |
| P5_6 | 1 | | | | | | | | | |
| P5_7 | 80 | | | | | | | | | |
| P6_0 | 77 | | | | | | | | | |
| P6_1 | 76 | | | | | | | | | |
| P6_2 | 75 | | | | | | | | | |
| P6_3 | 74 | | | | | | | | | |
| P6_4 | 73 | | | | | | | | | |
| P6_5 | 47 | | | | | | | | | |
| P6_6 | 46 | | | | | | | | | |
| P6_7 | 45 | | | | | | | | | |
| P7_0 | 64 | | | | | | | | | |
| P7_1 | 63 | | | | | | | | | |
| P7_2 | 62 | | | | | | | | | |
| P7_3 | 61 | | | | | | | | | |
| P7_4 | 60 | | | | | | | | | |
| P7_5 | 59 | | | | | | | | | |
| P7_6 | 58 | | | | | | | | | |
| P7_7 | 57 | | | | | | | | | |

Table 1.9 Pin Name Information by Pin Number (Timer RC, Timer RE2, and Others) (2)

| Port | Pin No. | Timer RC | | | | | | Timer RE2 | Others | | |
|------|---------|----------|----------|----------|----------|----------|----------|-----------|--------|--|-------|
| | | TRCCLK_0 | TRCIOA_0 | TRCIOB_0 | TRCIOC_0 | TRCIOD_0 | TRCTRG_0 | TMRE2O | | | |
| P8_0 | 44 | | | | | | | | | | CH06 |
| P8_1 | 43 | | | | | | | | | | CH07 |
| P8_2 | 42 | | | | | | | | | | CHxA0 |
| P8_3 | 41 | | | | | | | | | | CHxA1 |
| P8_4 | 40 | | | | | | | | | | CHxB |
| P8_5 | 39 | | | | | | | | | | CHxC |
| P8_6 | 38 | | | | | | | | | | CH08 |
| P8_7 | 37 | | | | | | | | | | CH09 |
| P9_0 | 34 | | | | | | | | | | CH12 |
| P9_1 | 33 | | | | | | | | | | CH13 |
| P9_2 | 32 | | | | | | | | | | CH14 |
| P9_3 | 31 | | | | | | | | | | CH15 |
| P9_4 | 79 | | | | | | | | | | CH29 |
| P9_5 | 78 | | | | | | | | | | CH30 |

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3.

R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts. Interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction for a software interrupt numbered from 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns eight processor interrupt priority levels from 0 to 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

The write value must be 0. The read value is undefined.

Table 3.5 SFR Information (5) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
|---------|-----------|--|-------------|---------|
| 000FAh | | | | |
| 000FBh | | | | |
| 000FCh | | | | |
| 000FDh | | | | |
| 000FEh | | | | |
| 000FFh | | | | |
| 00100h | | | | |
| 00101h | | | | |
| 00102h | | | | |
| 00103h | | | | |
| 00104h | | | | |
| 00105h | | | | |
| 00106h | | | | |
| 00107h | | | | |
| 00108h | | | | |
| 00109h | | | | |
| 0010Ah | | | | |
| 0010Bh | | | | |
| 0010Ch | | | | |
| 0010Dh | | | | |
| 0010Eh | | | | |
| 0010Fh | | | | |
| 00110h | TRJ_0 | Timer RJ_0 Counter Register | FFFFh | |
| 00111h | | | | |
| 00112h | TRJCR_0 | Timer RJ_0 Control Register | 00h | |
| 00113h | TRJIOC_0 | Timer RJ_0 I/O Control Register | 00h | |
| 00114h | TRJMR_0 | Timer RJ_0 Mode Register | 00h | |
| 00115h | TRJISR_0 | Timer RJ_0 Event Pin Select Register | 00h | |
| 00116h | | | | |
| 00117h | | | | |
| 00118h | | | | |
| 00119h | | | | |
| 0011Ah | | | | |
| 0011Bh | | | | |
| 0011Ch | | | | |
| 0011Dh | | | | |
| 0011Eh | | | | |
| 0011Fh | | | | |
| 00120h | | | | |
| 00121h | | | | |
| 00122h | | | | |
| 00123h | | | | |
| 00124h | | | | |
| 00125h | | | | |
| 00126h | | | | |
| 00127h | | | | |
| 00128h | | | | |
| 00129h | | | | |
| 0012Ah | | | | |
| 0012Bh | | | | |
| 0012Ch | | | | |
| 0012Dh | | | | |
| 0012Eh | | | | |
| 0012Fh | | | | |
| 00130h | TRBCR_0 | Timer RB2_0 Control Register | 00h | |
| 00131h | TRBOCR_0 | Timer RB2_0 One-Shot Control Register | 00h | |
| 00132h | TRBIOC_0 | Timer RB2_0 I/O Control Register | 00h | |
| 00133h | TRBMR_0 | Timer RB2_0 Mode Register | 00h | |
| 00134h | TRBPRES_0 | Timer RB2_0 Prescaler Register | FFh | |
| 00135h | TRBPR_0 | Timer RB2_0 Primary Register | FFh | |
| 00136h | TRBSC_0 | Timer RB2_0 Secondary Register | FFh | |
| 00137h | TRBIR_0 | Timer RB2_0 Interrupt Request Register | 00h | |
| 00138h | TRCNT_0 | Timer RC_0 Counter | 0000h | |
| 00139h | | | | |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.6 SFR Information (6) ⁽¹⁾

| Address | Symbol | Register Name | After Reset | Remarks |
|---------|------------|---|-------------|---------|
| 0013Ah | TRCGRA_0 | Timer RC_0 General Register A | FFFFh | |
| 0013Bh | | | | |
| 0013Ch | TRCGRB_0 | Timer RC_0 General Register B | FFFFh | |
| 0013Dh | | | | |
| 0013Eh | TRCGRC_0 | Timer RC_0 General Register C | FFFFh | |
| 0013Fh | | | | |
| 00140h | TRCGRD_0 | Timer RC_0 General Register D | FFFFh | |
| 00141h | | | | |
| 00142h | TRCMR_0 | Timer RC_0 Mode Register | 01001000b | |
| 00143h | TRCCR1_0 | Timer RC_0 Control Register 1 | 00h | |
| 00144h | TRCIER_0 | Timer RC_0 Interrupt Enable Register | 01110000b | |
| 00145h | TRCSR_0 | Timer RC_0 Status Register | 01110000b | |
| 00146h | TRCIOR0_0 | Timer RC_0 I/O Control Register 0 | 10001000b | |
| 00147h | TRCIOR1_0 | Timer RC_0 I/O Control Register 1 | 10001000b | |
| 00148h | TRCCR2_0 | Timer RC_0 Control Register 2 | 00011000b | |
| 00149h | TRCDF_0 | Timer RC_0 Digital Filter Function Select Register | 00h | |
| 0014Ah | TRCOER_0 | Timer RC_0 Output Enable Register | 01111111b | |
| 0014Bh | TRCADCR_0 | Timer RC_0 A/D Conversion Trigger Control Register | 11110000b | |
| 0014Ch | TRCOPR_0 | Timer RC_0 Output Waveform Manipulation Register | 00h | |
| 0014Dh | TRCELCCR_0 | Timer RC_0 ELC Cooperation Control Register | 00h | |
| 0014Eh | | | | |
| 0014Fh | | | | |
| 00150h | | | | |
| 00151h | | | | |
| 00152h | | | | |
| 00153h | | | | |
| 00154h | | | | |
| 00155h | | | | |
| 00156h | | | | |
| 00157h | | | | |
| 00158h | | | | |
| 00159h | | | | |
| 0015Ah | | | | |
| 0015Bh | | | | |
| 0015Ch | | | | |
| 0015Dh | | | | |
| 0015Eh | | | | |
| 0015Fh | | | | |
| 00160h | | | | |
| 00161h | | | | |
| 00162h | | | | |
| 00163h | | | | |
| 00164h | | | | |
| 00165h | | | | |
| 00166h | | | | |
| 00167h | | | | |
| 00168h | | | | |
| 00169h | | | | |
| 0016Ah | | | | |
| 0016Bh | | | | |
| 0016Ch | | | | |
| 0016Dh | | | | |
| 0016Eh | | | | |
| 0016Fh | | | | |
| 00170h | TRESEC | Timer RE2 Counter Data Register Timer RE2 Second Data Register | 00h | |
| 00171h | TREMIN | Timer RE2 Compare Data Register Timer RE2 Minute Data Register | 00h | |
| 00172h | TREHR | Timer RE2 Hour Data Register | 00h | |
| 00173h | TREWK | Timer RE2 Day-of-the-Week Data Register | 00h | |
| 00174h | TREDY | Timer RE2 Day Data Register | 00000001b | |
| 00175h | TREMON | Timer RE2 Month Data Register | 00000001b | |
| 00176h | TREYR | Timer RE2 Year Data Register | 00h | |
| 00177h | TRECR | Timer RE2 Control Register | 00000100b | |
| 00178h | TRECSR | Timer RE2 Count Source Select Register | 00001000b | |
| 00179h | TREADJ | Timer RE2 Clock Error Correction Register | 00h | |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.10 SFR Information (10) ⁽¹⁾

| Address | Symbol | Register Name | After Reset | Remarks |
|------------------------|--------|---|-------------|---------|
| 002C0h | PUR0 | Pull-Up Control Register 0 | 00h | |
| 002C1h | PUR1 | Pull-Up Control Register 1 | 00h | |
| 002C2h | PUR2 | Pull-Up Control Register 2 | 00h | |
| 002C3h | | | | |
| 002C4h | | | | |
| 002C5h | | | | |
| 002C6h | | | | |
| 002C7h | | | | |
| 002C8h | P1DRR | Port P1 Drive Capacity Control Register | 00h | |
| 002C9h | P2DRR | Port P2 Drive Capacity Control Register | 00h | |
| 002CAh | | | | |
| 002CBh | | | | |
| 002CCh | DRR0 | Drive Capacity Control Register 0 | 00h | |
| 002CDh | DRR1 | Drive Capacity Control Register 1 | 00h | |
| 002CEh | DRR2 | Drive Capacity Control Register 2 | 00h | |
| 002CFh | | | | |
| 002D0h | VLT0 | Input Threshold Control Register 0 | 00h | |
| 002D1h | VLT1 | Input Threshold Control Register 1 | 00h | |
| 002D2h | VLT2 | Input Threshold Control Register 2 | 00h | |
| 002D3h | | | | |
| 002D4h | | | | |
| 002D5h | | | | |
| 002D6h | | | | |
| 002D7h | | | | |
| 002D8h | | | | |
| 002D9h | | | | |
| 002DAh | | | | |
| 002DBh | | | | |
| 002DCh | | | | |
| 002DDh | | | | |
| 002DEh | | | | |
| 002DFh | | | | |
| 002E0h | PORT0 | Port P0 Register | XXh | |
| 002E1h | PORT1 | Port P1 Register | XXh | |
| 002E2h | PD0 | Port P0 Direction Register | 00h | |
| 002E3h | PD1 | Port P1 Direction Register | 00h | |
| 002E4h | PORT2 | Port P2 Register | XXh | |
| 002E5h | PORT3 | Port P3 Register | XXh | |
| 002E6h | PD2 | Port P2 Direction Register | 00h | |
| 002E7h | PD3 | Port P3 Direction Register | 00h | |
| 002E8h | PORT4 | Port P4 Register | XXh | |
| 002E9h | PORT5 | Port P5 Register | XXh | |
| 002EAh | PD4 | Port P4 Direction Register | 00h | |
| 002EBh | PD5 | Port P5 Direction Register | 00h | |
| 002ECh | PORT6 | Port P6 Register | XXh | |
| 002EDh | PORT7 | Port P7 Register | XXh | |
| 002EEh | PD6 | Port P6 Direction Register | 00h | |
| 002EFh | PD7 | Port P7 Direction Register | 00h | |
| 002F0h | PORT8 | Port P8 Register | XXh | |
| 002F1h | PORT9 | Port P9 Register | XXh | |
| 002F2h | PD8 | Port P8 Direction Register | 00h | |
| 002F3h | PD9 | Port P9 Direction Register | 00h | |
| 002F4h | | | | |
| 002F5h | | | | |
| 002F6h | | | | |
| 002F7h | | | | |
| 002F8h | | | | |
| 002F9h | | | | |
| 002FAh | | | | |
| 002FBh | | | | |
| 002FCh | | | | |
| 002FDh | | | | |
| 002FEh | | | | |
| 002FFh | | | | |
| 00300h to 003FFh | | | | |

Note:

1. The blank areas are reserved. No access is allowed.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Table 4.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
|--|-------------------------------|---------------------------------|---|------|
| V _{CC} /A _V _{CC} I _{CE} V _{CC} | Supply voltage | | −0.3 to 6.5 | V |
| V _I | Input voltage | | −0.3 to V _{CC} + 0.3 | V |
| V _O | Output voltage | | −0.3 to V _{CC} + 0.3 | V |
| P _d | Power dissipation | −40°C ≤ T _{opr} ≤ 85°C | 500 | mW |
| T _{opr} | Operating ambient temperature | | −20 to 85 (N version)/ −40 to 85 (D version) | °C |
| T _{stg} | Storage temperature | | −65 to 150 | °C |

4.3 Peripheral Function Characteristics

Table 4.3 A/D Converter Characteristics
($V_{CC}/AV_{CC} = V_{ref} = 2.2\text{ V to }5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}$ (N version)/
 $-40^{\circ}\text{C to }85^{\circ}\text{C}$ (D version), unless otherwise specified)

| Symbol | Parameter | | Conditions | | Standard | | | Unit |
|--------|-------------------------------------|-------------|--|-------------------|----------|------|------|------|
| | | | | | Min. | Typ. | Max. | |
| — | Resolution | | Vref = AVcc | | — | — | 10 | Bit |
| — | Absolute accuracy | 10-bit mode | Vref = AVcc = 5.0 V | AN0 to AN19 input | — | — | ±3 | LSB |
| | | | Vref = AVcc = 3.3 V | AN0 to AN19 input | — | — | ±5 | LSB |
| | | | Vref = AVcc = 3.0 V | AN0 to AN19 input | — | — | ±5 | LSB |
| | | | Vref = AVcc = 2.2 V | AN0 to AN19 input | — | — | ±5 | LSB |
| | | 8-bit mode | Vref = AVcc = 5.0 V | AN0 to AN19 input | — | — | ±2 | LSB |
| | | | Vref = AVcc = 3.3 V | AN0 to AN19 input | — | — | ±2 | LSB |
| | | | Vref = AVcc = 3.0 V | AN0 to AN19 input | — | — | ±2 | LSB |
| | | | Vref = AVcc = 2.2 V | AN0 to AN19 input | — | — | ±2 | LSB |
| φAD | A/D conversion clock | | 4.0 V ≤ Vref = AVcc ≤ 5.5 V ⁽¹⁾ | | 2 | — | 20 | MHz |
| | | | 3.2 V ≤ Vref = AVcc ≤ 5.5 V ⁽¹⁾ | | 2 | — | 16 | MHz |
| | | | 2.7 V ≤ Vref = AVcc ≤ 5.5 V ⁽¹⁾ | | 2 | — | 10 | MHz |
| | | | 2.2 V ≤ Vref = AVcc ≤ 5.5 V ⁽¹⁾ | | 2 | — | 5 | MHz |
| — | Tolerance level impedance | | | | — | 3 | — | kΩ |
| Ivref | Vref current | | Vcc = 5 V, XIN = f1 = fAD = 20 MHz | | — | 45 | — | μA |
| tCONV | Conversion time | 10-bit mode | Vref = AVcc = 5.0 V, φAD = 20 MHz | | 2.2 | — | — | μs |
| | | 8-bit mode | Vref = AVcc = 5.0 V, φAD = 20 MHz | | 2.2 | — | — | μs |
| tsAMP | Sampling time | | φAD = 20 MHz | | 0.8 | — | — | μs |
| Vref | Reference voltage | | | | 2.2 | — | AVcc | V |
| VIA | Analog input voltage ⁽²⁾ | | | | 0 | — | Vref | V |
| OCVREF | On-chip reference voltage | | 2MHz ≤ φAD ≤ 4MHz | | 1.19 | 1.34 | 1.49 | V |

Notes:

1. If the CPU and the flash memory stop, the A/D conversion result will be undefined.
2. When the analog input voltage exceeds the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 4.4 Comparator B Characteristics
($V_{CC}/AV_{CC} = 2.2\text{ V to }5.5\text{ V}$, $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}$ (N version)/ $-40^{\circ}\text{C to }85^{\circ}\text{C}$ (D version), unless otherwise specified)

| Symbol | Parameter | Conditions | Standard | | | Unit |
|-----------|--|-----------------------------------|----------|------|----------------|---------------|
| | | | Min. | Typ. | Max. | |
| V_{ref} | IVREF1, IVREF3 input reference voltage | | 0 | — | $V_{CC} - 1.4$ | V |
| V_I | IVCMP1, IVCMP3 input voltage | | -0.3 | — | $V_{CC} + 0.3$ | V |
| — | Offset | | — | 5 | 100 | mV |
| t_d | Comparator output delay time (1) | $V_I = V_{ref} \pm 100\text{ mV}$ | — | 0.1 | — | μs |
| I_{CMP} | Comparator operating current | $V_{CC} = 5.0\text{ V}$ | — | 17.5 | — | μA |

Note:

1. When the digital filter is not selected.




Figure 4.2 Time Delay from Suspend Request until Suspend

Table 4.7 Voltage Detection 0 Circuit Characteristics
(Measurement conditions: $V_{CC} = 1.8\text{ V to }5.5\text{ V}$, $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}$ (N version)/
 $-40^{\circ}\text{C to }85^{\circ}\text{C}$ (D version))

| Symbol | Parameter | Conditions | Standard | | | Unit |
|--------------|---|---|----------|------|------|---------------|
| | | | Min. | Typ. | Max. | |
| V_{det0} | Voltage detection level V_{det0_0} (1) | When V_{CC} falls | 1.80 | 1.90 | 2.05 | V |
| | Voltage detection level V_{det0_1} (1) | When V_{CC} falls | 2.15 | 2.35 | 2.55 | V |
| | Voltage detection level V_{det0_2} (1) | When V_{CC} falls | 2.70 | 2.85 | 3.05 | V |
| | Voltage detection level V_{det0_3} (1) | When V_{CC} falls | 3.55 | 3.80 | 4.05 | V |
| — | Voltage detection 0 circuit response time (2) | At the falling of V_{CC} from 5 V to ($V_{det0} - 0.1$) V | — | 6 | 150 | μs |
| — | Voltage detection circuit self power consumption | $V_{CA25} = 1$, $V_{CC} = 5.0\text{ V}$ | — | 1.5 | — | μA |
| $t_{d(E-A)}$ | Waiting time until voltage detection circuit operation starts (3) | | — | — | 100 | μs |

Notes:

1. The voltage detection level must be selected with bits $VDSEL0$ and $VDSEL1$ in the OFS register.
2. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0} .
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the V_{CA25} bit in the V_{CA2} register to 0.

Table 4.12 Low-Speed On-Chip Oscillator Circuit Characteristics
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = –20°C to 85°C (N version)/
–40°C to 85°C (D version))

| Symbol | Parameter | Conditions | Standard | | | Unit |
|--------|--|--------------------------|----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| fLOCO | Low-speed on-chip oscillator frequency | | 60 | 125 | 250 | kHz |
| — | Oscillation stability time | Vcc = 5.0 V, Topr = 25°C | — | 30 | 100 | μs |
| — | Self power consumption at oscillation | Vcc = 5.0 V, Topr = 25°C | — | 3 | — | μA |

Table 4.13 Power Supply Circuit Characteristics
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = –20°C to 85°C (N version)/
–40°C to 85°C (D version))

| Symbol | Parameter | Conditions | Standard | | | Unit |
|---------|---|------------|----------|------|-------|------|
| | | | Min. | Typ. | Max. | |
| td(P-R) | Time for internal power supply stabilization during power-on ⁽¹⁾ | | — | — | 2,000 | μs |

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.

4.4 DC Characteristics

Table 4.14 DC Characteristics (1) [$4.2\text{ V} \leq V_{CC} \leq 5.5\text{ V}$]
**(Measurement conditions: $V_{CC} = 1.8\text{ V}$ to 5.5 V , $T_{opr} = -20^{\circ}\text{C}$ to 85°C (N version)/
 -40°C to 85°C (D version))**

| Symbol | Parameter | | Conditions | | Standard | | | Unit |
|---------------------|---------------------|--|-------------------------|--------------------------|----------------|------|----------|---------------|
| | | | | | Min. | Typ. | Max. | |
| VOH | Output high voltage | Other than XOUT | Drive capacity is high | IOH = -20 mA | $V_{CC} - 2.0$ | — | V_{CC} | V |
| | | | Drive capacity is low | IOH = -5 mA | $V_{CC} - 2.0$ | — | V_{CC} | V |
| | | | | IOH = -200 μA | $V_{CC} - 0.3$ | — | V_{CC} | V |
| | | XOUT | | IOH = -200 μA | 1.0 | — | V_{CC} | V |
| VOL | Output low voltage | Other than XOUT | Drive capacity is high | IOL = 20 mA | — | — | 2.0 | V |
| | | | Drive capacity is low | IOL = 5 mA | — | — | 2.0 | V |
| | | | | IOL = 200 μA | — | — | 0.45 | V |
| | | XOUT | | IOL = 200 μA | — | — | 0.5 | V |
| VT+-VT- | Hysteresis | INT0 to INT4, K10 to K13, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0 | | | 0.1 | 1.2 | — | V |
| | | RESET | $V_{CC} = 5.0\text{ V}$ | | 0.1 | 1.2 | — | V |
| I _{IH} | Input high current | | $V_I = 5.0\text{ V}$ | | — | — | 1.0 | μA |
| I _{IL} | Input low current | | $V_I = 0\text{ V}$ | | — | — | -1.0 | μA |
| R _{PULLUP} | Pull-up resistance | | $V_I = 0\text{ V}$ | | 25 | 50 | 100 | k Ω |
| R _{IXIN} | Feedback resistance | XIN | | | — | 0.3 | — | M Ω |
| R _{IXCIN} | Feedback resistance | XCIN | | | — | 8 | — | M Ω |
| V _{RAM} | RAM hold voltage | | During stop mode | | 1.8 | — | — | V |

Table 4.16 DC Characteristics (3) [$2.7\text{ V} \leq V_{CC} < 4.2\text{ V}$]
**(Measurement conditions: $V_{CC} = 1.8\text{ V}$ to 5.5 V , $T_{opr} = -20^{\circ}\text{C}$ to 85°C (N version)/
 -40°C to 85°C (D version))**

| Symbol | Parameter | | Conditions | | Standard | | | Unit |
|--------------------|---------------------|--|------------------------|--------------------------|-----------|------|------|---------------|
| | | | | | Min. | Typ. | Max. | |
| VOH | Output high voltage | Other than XOUT | Drive capacity is high | IOH = -5 mA | VCC - 0.5 | — | VCC | V |
| | | | Drive capacity is low | IOH = -1 mA | VCC - 0.5 | — | VCC | V |
| | | XOUT | | IOH = -200 μA | 1.0 | — | VCC | V |
| VOL | Output low voltage | Other than XOUT | Drive capacity is high | IOL = 5 mA | — | — | 0.5 | V |
| | | | Drive capacity is low | IOL = 1 mA | — | — | 0.5 | V |
| | | XOUT | | IOL = 200 μA | — | — | 0.5 | V |
| VT+-VT- | Hysteresis | INT0 to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0 | | | 0.1 | 0.4 | — | V |
| | | RESET | VCC = 3.0 V | | 0.1 | 0.5 | — | V |
| I _{IH} | Input high current | | VI = 3.0 V | | — | — | 1.0 | μA |
| I _{IL} | Input low current | | VI = 0 V | | — | — | -1.0 | μA |
| RPULLUP | Pull-up resistance | | VI = 0 V | | 42 | 84 | 168 | k Ω |
| R _{IXIN} | Feedback resistance | XIN | | | — | 0.3 | — | M Ω |
| R _{IXCIN} | Feedback resistance | XCIN | | | — | 8 | — | M Ω |
| V _{RAM} | RAM hold voltage | | During stop mode | | 1.8 | — | — | V |





Figure 4.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 4.26 Timing Requirements of External Interrupt $\overline{\text{INTi}}$ (i = 0 to 4) and Key Input Interrupt $\overline{\text{KIj}}$ (j = 0 to 3)

| Symbol | Parameter | Standard | | | | | | Unit |
|---------|--|--------------------------|------|------------------------|------|------------------------|------|------|
| | | Vcc = 2.2 V, Topr = 25°C | | Vcc = 3 V, Topr = 25°C | | Vcc = 5 V, Topr = 25°C | | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| tw(INH) | $\overline{\text{INTi}}$ input high width, Klj input high width | 1000 (1) | — | 380 (1) | — | 250 (1) | — | ns |
| tw(INL) | $\overline{\text{INTi}}$ input low width, Klj input low width | 1000 (2) | — | 380 (2) | — | 250 (2) | — | ns |

Notes:

1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input high pulse width of either (1/digital filter sampling frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input low pulse width of either (1/digital filter sampling frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 4.10** Input Timing of External Interrupt $\overline{\text{INTi}}$ and Key Input Interrupt $\overline{\text{KIj}}$ (i = 0 to 4; j = 0 to 3)

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Laviel* or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141