



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | R8C                                                                                                                                                                             |
| Core Size                  | 16-Bit                                                                                                                                                                          |
| Speed                      | 20MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                                  |
| Peripherals                | POR, PWM, Voltage Detect, WDT                                                                                                                                                   |
| Number of I/O              | 75                                                                                                                                                                              |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                                          |
| RAM Size                   | 10K x 8                                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 20x10b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 80-LQFP                                                                                                                                                                         |
| Supplier Device Package    | 80-LQFP (12x12)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2138csdfp-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2138csdfp-30</a> |

**Table 1.2 Specifications (2)**

| Item                                         | Function                                  | Description                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------------------------------|-------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Serial interface                             | UART0_0 and UART0_1                       | 2 channels<br>Clock synchronous serial I/O mode, clock asynchronous serial I/O mode                                                                                                                                                                                                                                                                                                             |
|                                              | UART2                                     | 1 channel<br>Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), multiprocessor communication mode                                                                                                                                                                                                                             |
| Clock Synchronous serial interface           | (SSU) SSU_0                               | 1 channel (also used for the I <sup>2</sup> C bus)                                                                                                                                                                                                                                                                                                                                              |
|                                              | (I <sup>2</sup> C bus) I <sup>2</sup> C_0 | 1 channel (also used for the SSU)                                                                                                                                                                                                                                                                                                                                                               |
| LIN module                                   | HW-LIN_0                                  | Hardware LIN<br>1 channel (timer RJ_0, UART0_0, or UART0_1 used)                                                                                                                                                                                                                                                                                                                                |
| A/D converter                                |                                           | Resolution: 10 bits × 20 channels, sample and hold function, sweep mode                                                                                                                                                                                                                                                                                                                         |
| Comparator B                                 |                                           | 2 circuits                                                                                                                                                                                                                                                                                                                                                                                      |
| Touch sensor control unit (TSCU)             |                                           | System CH × 4, electrostatic capacitive touch detection × 36                                                                                                                                                                                                                                                                                                                                    |
| CRC calculator                               |                                           | CRC-CCITT ( $X^{16} + X^{12} + X^5 + 1$ ), CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) compliant                                                                                                                                                                                                                                                                                                     |
| Flash memory                                 |                                           | <ul style="list-style-type: none"> <li>• Program/erase voltage: VCC = 2.7 V to 5.5 V</li> <li>• Program/erase endurance: 10,000 times (data flash)<br/>1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> <li>• BGO (background operation) function (data flash)</li> </ul> |
| Operating frequency/<br>Power supply voltage |                                           | CPU clock = 20 MHz (VCC = 2.7 V to 5.5 V)<br>CPU clock = 5 MHz (VCC = 1.8 V to 5.5 V)                                                                                                                                                                                                                                                                                                           |
| Current consumption                          |                                           | Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)<br>Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)<br>Typ. 4.0 μA (VCC = 3.0 V, wait mode f(XCIN) = 32 kHz)<br>Typ. 2.2 μA (VCC = 3.0 V, stop mode)                                                                                                                                                                                                       |
| Operating ambient temperature                |                                           | -20°C to 85°C (N version)<br>-40°C to 85°C (D version) <sup>(1)</sup>                                                                                                                                                                                                                                                                                                                           |
| Package                                      |                                           | 80-pin LQFP<br>Package code: PLQP0080KB-A (previous code: 80P6Q-A)                                                                                                                                                                                                                                                                                                                              |

Note:

1. Specify the D version if it is to be used.


## 1.2 Product List

Table 1.3 lists product information. Figure 1.1 shows the Product Part Number Structure.

**Table 1.3 Product List**

**Current of Dec 2011**

| Part No.     | Internal ROM Capacity |             | Internal RAM Capacity | Package Type | Remarks   |
|--------------|-----------------------|-------------|-----------------------|--------------|-----------|
|              | Program ROM           | Data Flash  |                       |              |           |
| R5F21388SNFP | 64 Kbytes             | 1 Kbyte × 4 | 6 Kbytes              | PLQP0080KB-A | N version |
| R5F2138ASNFP | 96 Kbytes             |             | 8 Kbytes              |              |           |
| R5F2138CSNFP | 128 Kbytes            |             | 10 Kbytes             |              |           |
| R5F21388SDFP | 64 Kbytes             |             | 6 Kbytes              | PLQP0080KB-A | D version |
| R5F2138ASDFP | 96 Kbytes             |             | 8 Kbytes              |              |           |
| R5F2138CSDFP | 128 Kbytes            |             | 10 Kbytes             |              |           |



**Figure 1.1 Product Part Number Structure**

**Table 1.5 Pin Name Information by Pin Number (INT, URAT0, and UART2) (2)**

| Port | Pin No. | INT  |      |      |      |      | UART0 |       |       |       |       |       | UART2 |      |      |      |      |      |      |
|------|---------|------|------|------|------|------|-------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|
|      |         | INT0 | INT1 | INT2 | INT3 | INT4 | TXD_0 | TXD_1 | RXD_0 | RXD_1 | CLK_0 | CLK_1 | TXD2  | RXD2 | CTS2 | RTS2 | SDA2 | SCL2 | CLK2 |
| P8_0 | 44      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_1 | 43      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_2 | 42      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_3 | 41      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_4 | 40      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_5 | 39      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_6 | 38      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P8_7 | 37      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P9_0 | 34      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P9_1 | 33      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P9_2 | 32      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P9_3 | 31      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P9_4 | 79      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |
| P9_5 | 78      |      |      |      |      |      |       |       |       |       |       |       |       |      |      |      |      |      |      |

**Table 1.6 Pin Name Information by Pin Number (SSU/I<sup>2</sup>C, Timer RJ, and Timer RB2) (1)**

| Port | Pin No. | SSU/I <sup>2</sup> C |       |       |       |        |       | Timer RJ |         | Timer RB2 |
|------|---------|----------------------|-------|-------|-------|--------|-------|----------|---------|-----------|
|      |         | SCL_0                | SDA_0 | SSI_0 | SCS_0 | SSCK_0 | SSO_0 | TRJO_0   | TRJIO_0 | TRBO_0    |
| P0_0 | 72      |                      |       |       |       |        |       |          |         |           |
| P0_1 | 71      |                      |       |       |       |        |       |          |         |           |
| P0_2 | 70      |                      |       |       |       |        |       |          |         |           |
| P0_3 | 69      |                      |       |       |       |        |       |          |         |           |
| P0_4 | 68      |                      |       |       |       |        |       |          |         |           |
| P0_5 | 67      |                      |       |       |       |        |       |          |         |           |
| P0_6 | 66      |                      |       |       |       |        |       |          |         |           |
| P0_7 | 65      |                      |       |       |       |        |       |          |         |           |
| P1_0 | 56      |                      |       |       |       |        |       |          |         |           |
| P1_1 | 55      |                      |       |       |       |        |       |          |         |           |
| P1_2 | 54      |                      |       |       |       |        |       |          |         |           |
| P1_3 | 53      |                      |       |       |       |        |       |          |         | TRBO_0    |
| P1_4 | 52      |                      |       |       |       |        |       |          |         |           |
| P1_5 | 51      |                      |       |       |       |        |       |          | TRJIO_0 |           |
| P1_6 | 50      |                      |       |       |       |        |       |          |         |           |
| P1_7 | 49      |                      |       |       |       |        |       |          |         |           |
| P2_0 | 30      |                      |       |       |       |        |       |          |         |           |
| P2_1 | 29      |                      |       |       |       |        |       |          |         |           |
| P2_2 | 28      |                      |       |       |       |        |       |          |         |           |
| P2_3 | 27      |                      |       |       |       |        |       |          |         |           |
| P2_4 | 26      |                      |       |       |       |        |       |          |         |           |
| P2_5 | 25      |                      |       |       |       |        |       |          |         |           |
| P2_6 | 24      |                      |       |       |       |        |       |          |         |           |
| P2_7 | 23      |                      |       |       |       |        |       |          |         |           |
| P3_0 | 4       |                      |       |       |       |        |       | TRJO_0   |         |           |
| P3_1 | 36      |                      |       |       |       |        |       |          |         |           |
| P3_2 | 3       |                      |       |       |       |        |       |          | TRJIO_0 |           |
| P3_3 | 22      |                      |       |       | SCS_0 |        |       |          |         |           |
| P3_4 | 21      |                      |       | SSI_0 |       |        |       |          |         |           |
| P3_5 | 20      | SCL_0                |       |       |       | SSCK_0 |       |          |         |           |
| P3_6 | 35      |                      |       |       |       |        |       |          |         |           |
| P3_7 | 19      |                      | SDA_0 |       |       |        | SSO_0 |          |         |           |
| P4_2 | 5       |                      |       |       |       |        |       |          |         |           |
| P4_3 | 7       |                      |       |       |       |        |       |          |         |           |
| P4_4 | 8       |                      |       |       |       |        |       |          |         |           |
| P4_5 | 48      |                      |       |       |       |        |       |          |         |           |
| P4_6 | 12      |                      |       |       |       |        |       |          |         |           |
| P4_7 | 10      |                      |       |       |       |        |       |          |         |           |
| P5_0 | 18      |                      |       |       |       |        |       |          |         |           |
| P5_1 | 17      |                      |       |       |       |        |       |          |         |           |
| P5_2 | 16      |                      |       |       |       |        |       |          |         |           |
| P5_3 | 15      |                      |       |       |       |        |       |          |         |           |
| P5_4 | 14      |                      |       |       |       |        |       |          |         |           |
| P5_5 | 2       |                      |       |       |       |        |       |          | TRJIO_0 |           |
| P5_6 | 1       |                      |       |       |       |        |       |          |         |           |
| P5_7 | 80      |                      |       |       |       |        |       |          |         |           |
| P6_0 | 77      |                      |       |       |       |        |       |          |         |           |
| P6_1 | 76      |                      |       |       |       |        |       |          |         |           |
| P6_2 | 75      |                      |       |       |       |        |       |          |         |           |
| P6_3 | 74      |                      |       |       |       |        |       |          |         |           |
| P6_4 | 73      |                      |       |       |       |        |       |          |         |           |
| P6_5 | 47      |                      |       |       |       |        |       |          |         |           |
| P6_6 | 46      |                      |       |       |       |        |       |          |         |           |
| P6_7 | 45      |                      |       |       |       |        |       |          |         |           |
| P7_0 | 64      |                      |       |       |       |        |       |          |         |           |
| P7_1 | 63      |                      |       |       |       |        |       |          |         |           |
| P7_2 | 62      |                      |       |       |       |        |       |          |         |           |
| P7_3 | 61      |                      |       |       |       |        |       |          |         |           |
| P7_4 | 60      |                      |       |       |       |        |       |          |         |           |
| P7_5 | 59      |                      |       |       |       |        |       |          |         |           |
| P7_6 | 58      |                      |       |       |       |        |       |          |         |           |
| P7_7 | 57      |                      |       |       |       |        |       |          |         |           |

**Table 1.7 Pin Name Information by Pin Number (SSU/I<sup>2</sup>C, Timer RJ, and Timer RB2) (2)**

| Port | Pin No. | SSU/I <sup>2</sup> C |       |       |       |        |       | Timer RJ |        | Timer RB2 |
|------|---------|----------------------|-------|-------|-------|--------|-------|----------|--------|-----------|
|      |         | SCL_0                | SDA_0 | SSI_0 | SCS_0 | SSCK_0 | SSO_0 | TRJO_0   | TRJO_0 | TRBO_0    |
| P8_0 | 44      |                      |       |       |       |        |       |          |        |           |
| P8_1 | 43      |                      |       |       |       |        |       |          |        |           |
| P8_2 | 42      |                      |       |       |       |        |       |          |        |           |
| P8_3 | 41      |                      |       |       |       |        |       |          |        |           |
| P8_4 | 40      |                      |       |       |       |        |       |          |        |           |
| P8_5 | 39      |                      |       |       |       |        |       |          |        |           |
| P8_6 | 38      |                      |       |       |       |        |       |          |        |           |
| P8_7 | 37      |                      |       |       |       |        |       |          |        |           |
| P9_0 | 34      |                      |       |       |       |        |       |          |        |           |
| P9_1 | 33      |                      |       |       |       |        |       |          |        |           |
| P9_2 | 32      |                      |       |       |       |        |       |          |        |           |
| P9_3 | 31      |                      |       |       |       |        |       |          |        |           |
| P9_4 | 79      |                      |       |       |       |        |       |          |        |           |
| P9_5 | 78      |                      |       |       |       |        |       |          |        |           |

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3.

R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

## 2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.

**Table 3.3 SFR Information (3) <sup>(1)</sup>**

| Address | Symbol   | Register Name                               | After Reset | Remarks |
|---------|----------|---------------------------------------------|-------------|---------|
| 0007Ah  |          |                                             |             |         |
| 0007Bh  |          |                                             |             |         |
| 0007Ch  |          |                                             |             |         |
| 0007Dh  |          |                                             |             |         |
| 0007Eh  |          |                                             |             |         |
| 0007Fh  |          |                                             |             |         |
| 00080h  | U0MR_0   | UART0_0 Transmit/Receive Mode Register      | 00h         |         |
| 00081h  | U0BRG_0  | UART0_0 Bit Rate Register                   | XXh         |         |
| 00082h  | U0TB_0   | UART0_0 Transmit Buffer Register            | XXh         |         |
| 00083h  |          |                                             | XXh         |         |
| 00084h  | U0C0_0   | UART0_0 Transmit/Receive Control Register 0 | 00001000b   |         |
| 00085h  | U0C1_0   | UART0_0 Transmit/Receive Control Register 1 | 00000010b   |         |
| 00086h  | U0RB_0   | UART0_0 Receive Buffer Register             | XXXXh       |         |
| 00087h  |          |                                             |             |         |
| 00088h  | U0IR_0   | UART0_0 Interrupt Flag and Enable Register  | 00h         |         |
| 00089h  |          |                                             |             |         |
| 0008Ah  |          |                                             |             |         |
| 0008Bh  |          |                                             |             |         |
| 0008Ch  | LINCR2_0 | LIN_0 Special Function Register             | 00h         |         |
| 0008Dh  |          |                                             |             |         |
| 0008Eh  | LINCT_0  | LIN_0 Control Register                      | 00h         |         |
| 0008Fh  | LINST_0  | LIN_0 Status Register                       | 00h         |         |
| 00090h  | U0MR_1   | UART0_1 Transmit/Receive Mode Register      | 00h         |         |
| 00091h  | U0BRG_1  | UART0_1 Bit Rate Register                   | XXh         |         |
| 00092h  | U0TB_1   | UART0_1 Transmit Buffer Register            | XXh         |         |
| 00093h  |          |                                             | XXh         |         |
| 00094h  | U0C0_1   | UART0_1 Transmit/Receive Control Register 0 | 00001000b   |         |
| 00095h  | U0C1_1   | UART0_1 Transmit/Receive Control Register 1 | 00000010b   |         |
| 00096h  | U0RB_1   | UART0_1 Receive Buffer Register             | XXXXh       |         |
| 00097h  |          |                                             |             |         |
| 00098h  | U0IR_1   | UART0_1 Interrupt Flag and Enable Register  | 00h         |         |
| 00099h  |          |                                             |             |         |
| 0009Ah  |          |                                             |             |         |
| 0009Bh  |          |                                             |             |         |
| 0009Ch  |          |                                             |             |         |
| 0009Dh  |          |                                             |             |         |
| 0009Eh  |          |                                             |             |         |
| 0009Fh  |          |                                             |             |         |
| 000A0h  |          |                                             |             |         |
| 000A1h  |          |                                             |             |         |
| 000A2h  |          |                                             |             |         |
| 000A3h  |          |                                             |             |         |
| 000A4h  |          |                                             |             |         |
| 000A5h  |          |                                             |             |         |
| 000A8h  |          |                                             |             |         |
| 000A9h  |          |                                             |             |         |
| 000AAh  |          |                                             |             |         |
| 000ABh  |          |                                             |             |         |
| 000ACh  |          |                                             |             |         |
| 000ADh  |          |                                             |             |         |
| 000AEh  |          |                                             |             |         |
| 000AFh  |          |                                             |             |         |
| 000B0h  |          |                                             |             |         |
| 000B1h  |          |                                             |             |         |
| 000B4h  |          |                                             |             |         |
| 000B5h  |          |                                             |             |         |
| 000B8h  |          |                                             |             |         |
| 000B9h  |          |                                             |             |         |

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.5 SFR Information (5) (1)**

| Address | Symbol    | Register Name                          | After Reset | Remarks |
|---------|-----------|----------------------------------------|-------------|---------|
| 000FAh  |           |                                        |             |         |
| 000FBh  |           |                                        |             |         |
| 000FCh  |           |                                        |             |         |
| 000FDh  |           |                                        |             |         |
| 000FEh  |           |                                        |             |         |
| 000FFh  |           |                                        |             |         |
| 00100h  |           |                                        |             |         |
| 00101h  |           |                                        |             |         |
| 00102h  |           |                                        |             |         |
| 00103h  |           |                                        |             |         |
| 00104h  |           |                                        |             |         |
| 00105h  |           |                                        |             |         |
| 00106h  |           |                                        |             |         |
| 00107h  |           |                                        |             |         |
| 00108h  |           |                                        |             |         |
| 00109h  |           |                                        |             |         |
| 0010Ah  |           |                                        |             |         |
| 0010Bh  |           |                                        |             |         |
| 0010Ch  |           |                                        |             |         |
| 0010Dh  |           |                                        |             |         |
| 0010Eh  |           |                                        |             |         |
| 0010Fh  |           |                                        |             |         |
| 00110h  | TRJ_0     | Timer RJ_0 Counter Register            | FFFFh       |         |
| 00111h  |           |                                        |             |         |
| 00112h  | TRJCR_0   | Timer RJ_0 Control Register            | 00h         |         |
| 00113h  | TRJIOC_0  | Timer RJ_0 I/O Control Register        | 00h         |         |
| 00114h  | TRJMR_0   | Timer RJ_0 Mode Register               | 00h         |         |
| 00115h  | TRJISR_0  | Timer RJ_0 Event Pin Select Register   | 00h         |         |
| 00116h  |           |                                        |             |         |
| 00117h  |           |                                        |             |         |
| 00118h  |           |                                        |             |         |
| 00119h  |           |                                        |             |         |
| 0011Ah  |           |                                        |             |         |
| 0011Bh  |           |                                        |             |         |
| 0011Ch  |           |                                        |             |         |
| 0011Dh  |           |                                        |             |         |
| 0011Eh  |           |                                        |             |         |
| 0011Fh  |           |                                        |             |         |
| 00120h  |           |                                        |             |         |
| 00121h  |           |                                        |             |         |
| 00122h  |           |                                        |             |         |
| 00123h  |           |                                        |             |         |
| 00124h  |           |                                        |             |         |
| 00125h  |           |                                        |             |         |
| 00126h  |           |                                        |             |         |
| 00127h  |           |                                        |             |         |
| 00128h  |           |                                        |             |         |
| 00129h  |           |                                        |             |         |
| 0012Ah  |           |                                        |             |         |
| 0012Bh  |           |                                        |             |         |
| 0012Ch  |           |                                        |             |         |
| 0012Dh  |           |                                        |             |         |
| 0012Eh  |           |                                        |             |         |
| 0012Fh  |           |                                        |             |         |
| 00130h  | TRBCR_0   | Timer RB2_0 Control Register           | 00h         |         |
| 00131h  | TRBOCR_0  | Timer RB2_0 One-Shot Control Register  | 00h         |         |
| 00132h  | TRBIOC_0  | Timer RB2_0 I/O Control Register       | 00h         |         |
| 00133h  | TRBMR_0   | Timer RB2_0 Mode Register              | 00h         |         |
| 00134h  | TRBPRES_0 | Timer RB2_0 Prescaler Register         | FFh         |         |
| 00135h  | TRBPR_0   | Timer RB2_0 Primary Register           | FFh         |         |
| 00136h  | TRBSC_0   | Timer RB2_0 Secondary Register         | FFh         |         |
| 00137h  | TRBIR_0   | Timer RB2_0 Interrupt Request Register | 00h         |         |
| 00138h  | TRCNT_0   | Timer RC_0 Counter                     | 0000h       |         |
| 00139h  |           |                                        |             |         |

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.6 SFR Information (6) (1)**

| Address | Symbol     | Register Name                                                     | After Reset | Remarks |
|---------|------------|-------------------------------------------------------------------|-------------|---------|
| 0013Ah  | TRCGRA_0   | Timer RC_0 General Register A                                     | FFFFh       |         |
| 0013Bh  |            |                                                                   |             |         |
| 0013Ch  | TRCGRB_0   | Timer RC_0 General Register B                                     | FFFFh       |         |
| 0013Dh  |            |                                                                   |             |         |
| 0013Eh  | TRCGRC_0   | Timer RC_0 General Register C                                     | FFFFh       |         |
| 0013Fh  |            |                                                                   |             |         |
| 00140h  | TRCGRD_0   | Timer RC_0 General Register D                                     | FFFFh       |         |
| 00141h  |            |                                                                   |             |         |
| 00142h  | TRCMR_0    | Timer RC_0 Mode Register                                          | 01001000b   |         |
| 00143h  | TRCCR1_0   | Timer RC_0 Control Register 1                                     | 00h         |         |
| 00144h  | TRCIER_0   | Timer RC_0 Interrupt Enable Register                              | 01110000b   |         |
| 00145h  | TRCSR_0    | Timer RC_0 Status Register                                        | 01110000b   |         |
| 00146h  | TRCIOR0_0  | Timer RC_0 I/O Control Register 0                                 | 10001000b   |         |
| 00147h  | TRCIOR1_0  | Timer RC_0 I/O Control Register 1                                 | 10001000b   |         |
| 00148h  | TRCCR2_0   | Timer RC_0 Control Register 2                                     | 00011000b   |         |
| 00149h  | TRCDF_0    | Timer RC_0 Digital Filter Function Select Register                | 00h         |         |
| 0014Ah  | TRCOER_0   | Timer RC_0 Output Enable Register                                 | 01111111b   |         |
| 0014Bh  | TRCADCR_0  | Timer RC_0 A/D Conversion Trigger Control Register                | 11110000b   |         |
| 0014Ch  | TRCOPR_0   | Timer RC_0 Output Waveform Manipulation Register                  | 00h         |         |
| 0014Dh  | TRCELCCR_0 | Timer RC_0 ELC Cooperation Control Register                       | 00h         |         |
| 0014Eh  |            |                                                                   |             |         |
| 0014Fh  |            |                                                                   |             |         |
| 00150h  |            |                                                                   |             |         |
| 00151h  |            |                                                                   |             |         |
| 00152h  |            |                                                                   |             |         |
| 00153h  |            |                                                                   |             |         |
| 00154h  |            |                                                                   |             |         |
| 00155h  |            |                                                                   |             |         |
| 00156h  |            |                                                                   |             |         |
| 00157h  |            |                                                                   |             |         |
| 00158h  |            |                                                                   |             |         |
| 00159h  |            |                                                                   |             |         |
| 0015Ah  |            |                                                                   |             |         |
| 0015Bh  |            |                                                                   |             |         |
| 0015Ch  |            |                                                                   |             |         |
| 0015Dh  |            |                                                                   |             |         |
| 0015Eh  |            |                                                                   |             |         |
| 0015Fh  |            |                                                                   |             |         |
| 00160h  |            |                                                                   |             |         |
| 00161h  |            |                                                                   |             |         |
| 00162h  |            |                                                                   |             |         |
| 00163h  |            |                                                                   |             |         |
| 00164h  |            |                                                                   |             |         |
| 00165h  |            |                                                                   |             |         |
| 00166h  |            |                                                                   |             |         |
| 00167h  |            |                                                                   |             |         |
| 00168h  |            |                                                                   |             |         |
| 00169h  |            |                                                                   |             |         |
| 0016Ah  |            |                                                                   |             |         |
| 0016Bh  |            |                                                                   |             |         |
| 0016Ch  |            |                                                                   |             |         |
| 0016Dh  |            |                                                                   |             |         |
| 0016Eh  |            |                                                                   |             |         |
| 0016Fh  |            |                                                                   |             |         |
| 00170h  | TRESEC     | Timer RE2 Counter Data Register<br>Timer RE2 Second Data Register | 00h         |         |
| 00171h  | TREMIN     | Timer RE2 Compare Data Register<br>Timer RE2 Minute Data Register | 00h         |         |
| 00172h  | TREHR      | Timer RE2 Hour Data Register                                      | 00h         |         |
| 00173h  | TREWK      | Timer RE2 Day-of-the-Week Data Register                           | 00h         |         |
| 00174h  | TREDY      | Timer RE2 Day Data Register                                       | 00000001b   |         |
| 00175h  | TREMON     | Timer RE2 Month Data Register                                     | 00000001b   |         |
| 00176h  | TREYR      | Timer RE2 Year Data Register                                      | 00h         |         |
| 00177h  | TRECR      | Timer RE2 Control Register                                        | 00000100b   |         |
| 00178h  | TRECSR     | Timer RE2 Count Source Select Register                            | 00001000b   |         |
| 00179h  | TREADJ     | Timer RE2 Clock Error Correction Register                         | 00h         |         |

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.13 SFR Information (13) <sup>(1)</sup>**

| Address | Symbol | Register Name                           | After Reset | Remarks |
|---------|--------|-----------------------------------------|-------------|---------|
| 06C0Ah  |        | Area for storing DTC transfer vector 10 | XXh         |         |
| 06C0Bh  |        | Area for storing DTC transfer vector 11 | XXh         |         |
| 06C0Ch  |        | Area for storing DTC transfer vector 12 | XXh         |         |
| 06C0Dh  |        | Area for storing DTC transfer vector 13 | XXh         |         |
| 06C0Eh  |        | Area for storing DTC transfer vector 14 | XXh         |         |
| 06C0Fh  |        | Area for storing DTC transfer vector 15 | XXh         |         |
| 06C10h  |        | Area for storing DTC transfer vector 16 | XXh         |         |
| 06C11h  |        | Area for storing DTC transfer vector 17 | XXh         |         |
| 06C12h  |        | Area for storing DTC transfer vector 18 | XXh         |         |
| 06C13h  |        | Area for storing DTC transfer vector 19 | XXh         |         |
| 06C14h  |        |                                         |             |         |
| 06C15h  |        |                                         |             |         |
| 06C16h  |        | Area for storing DTC transfer vector 22 | XXh         |         |
| 06C17h  |        | Area for storing DTC transfer vector 23 | XXh         |         |
| 06C18h  |        | Area for storing DTC transfer vector 24 | XXh         |         |
| 06C19h  |        | Area for storing DTC transfer vector 25 | XXh         |         |
| 06C1Ah  |        |                                         |             |         |
| 06C1Bh  |        |                                         |             |         |
| 06C1Ch  |        |                                         |             |         |
| 06C1Dh  |        |                                         |             |         |
| 06C1Eh  |        |                                         |             |         |
| 06C1Fh  |        |                                         |             |         |
| 06C20h  |        |                                         |             |         |
| 06C21h  |        |                                         |             |         |
| 06C22h  |        |                                         |             |         |
| 06C23h  |        |                                         |             |         |
| 06C24h  |        |                                         |             |         |
| 06C25h  |        |                                         |             |         |
| 06C26h  |        |                                         |             |         |
| 06C27h  |        |                                         |             |         |
| 06C28h  |        |                                         |             |         |
| 06C29h  |        |                                         |             |         |
| 06C2Ah  |        | Area for storing DTC transfer vector 42 | XXh         |         |
| 06C2Bh  |        |                                         |             |         |
| 06C2Ch  |        |                                         |             |         |
| 06C2Dh  |        |                                         |             |         |
| 06C2Eh  |        |                                         |             |         |
| 06C2Fh  |        |                                         |             |         |
| 06C30h  |        |                                         |             |         |
| 06C31h  |        | Area for storing DTC transfer vector 49 | XXh         |         |
| 06C32h  |        |                                         |             |         |
| 06C33h  |        | Area for storing DTC transfer vector 51 | XXh         |         |
| 06C34h  |        | Area for storing DTC transfer vector 52 | XXh         |         |
| 06C35h  |        | Area for storing DTC transfer vector 53 | XXh         |         |
| 06C36h  |        | Area for storing DTC transfer vector 54 | XXh         |         |
| 06C37h  |        |                                         |             |         |
| 06C38h  |        |                                         |             |         |
| 06C39h  |        |                                         |             |         |
| 06C3Ah  |        |                                         |             |         |
| 06C3Bh  |        |                                         |             |         |
| 06C3Ch  |        |                                         |             |         |
| 06C3Dh  |        |                                         |             |         |
| 06C3Eh  |        |                                         |             |         |
| 06C3Fh  |        |                                         |             |         |
| 06C40h  | DTCCR0 | DTC Control Register 0                  | XXh         |         |
| 06C41h  | DTBLS0 | DTC Block Size Register 0               | XXh         |         |
| 06C42h  | DTCC0  | DTC Transfer Count Register 0           | XXh         |         |
| 06C43h  | DTRL0  | DTC Transfer Count Reload Register 0    | XXh         |         |
| 06C44h  | DTSAR0 | DTC Source Address Register 0           | XXXXh       |         |
| 06C45h  |        |                                         |             |         |
| 06C46h  | DTDAR0 | DTC Destination Address Register 0      | XXXXh       |         |
| 06C47h  |        |                                         |             |         |
| 06C48h  | DTCCR1 | DTC Control Register 1                  | XXh         |         |
| 06C49h  | DTBLS1 | DTC Block Size Register 1               | XXh         |         |

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.


**Table 3.14 SFR Information (14) <sup>(1)</sup>**

| Address | Symbol | Register Name                        | After Reset | Remarks |
|---------|--------|--------------------------------------|-------------|---------|
| 06C4Ah  | DTCCT1 | DTC Transfer Count Register 1        | XXh         |         |
| 06C4Bh  | DTRLD1 | DTC Transfer Count Reload Register 1 | XXh         |         |
| 06C4Ch  | DTSAR1 | DTC Source Address Register 1        | XXXXh       |         |
| 06C4Dh  |        |                                      |             |         |
| 06C4Eh  | DTDAR1 | DTC Destination Address Register 1   | XXXXh       |         |
| 06C4Fh  |        |                                      |             |         |
| 06C50h  | DTCCR2 | DTC Control Register 2               | XXh         |         |
| 06C51h  | DTBLS2 | DTC Block Size Register 2            | XXh         |         |
| 06C52h  | DTCCT2 | DTC Transfer Count Register 2        | XXh         |         |
| 06C53h  | DTRLD2 | DTC Transfer Count Reload Register 2 | XXh         |         |
| 06C54h  | DTSAR2 | DTC Source Address Register 2        | XXXXh       |         |
| 06C55h  |        |                                      |             |         |
| 06C56h  | DTDAR2 | DTC Destination Address Register 2   | XXXXh       |         |
| 06C57h  |        |                                      |             |         |
| 06C58h  | DTCCR3 | DTC Control Register 3               | XXh         |         |
| 06C59h  | DTBLS3 | DTC Block Size Register 3            | XXh         |         |
| 06C5Ah  | DTCCT3 | DTC Transfer Count Register 3        | XXh         |         |
| 06C5Bh  | DTRLD3 | DTC Transfer Count Reload Register 3 | XXh         |         |
| 06C5Ch  | DTSAR3 | DTC Source Address Register 3        | XXXXh       |         |
| 06C5Dh  |        |                                      |             |         |
| 06C5Eh  | DTDAR3 | DTC Destination Address Register 3   | XXXXh       |         |
| 06C5Fh  |        |                                      |             |         |
| 06C60h  | DTCCR4 | DTC Control Register 4               | XXh         |         |
| 06C61h  | DTBLS4 | DTC Block Size Register 4            | XXh         |         |
| 06C62h  | DTCCT4 | DTC Transfer Count Register 4        | XXh         |         |
| 06C63h  | DTRLD4 | DTC Transfer Count Reload Register 4 | XXh         |         |
| 06C64h  | DTSAR4 | DTC Source Address Register 4        | XXXXh       |         |
| 06C65h  |        |                                      |             |         |
| 06C66h  | DTDAR4 | DTC Destination Address Register 4   | XXXXh       |         |
| 06C67h  |        |                                      |             |         |
| 06C68h  | DTCCR5 | DTC Control Register 5               | XXh         |         |
| 06C69h  | DTBLS5 | DTC Block Size Register 5            | XXh         |         |
| 06C6Ah  | DTCCT5 | DTC Transfer Count Register 5        | XXh         |         |
| 06C6Bh  | DTRLD5 | DTC Transfer Count Reload Register 5 | XXh         |         |
| 06C6Ch  | DTSAR5 | DTC Source Address Register 5        | XXXXh       |         |
| 06C6Dh  |        |                                      |             |         |
| 06C6Eh  | DTDAR5 | DTC Destination Address Register 5   | XXXXh       |         |
| 06C6Fh  |        |                                      |             |         |
| 06C70h  | DTCCR6 | DTC Control Register 6               | XXh         |         |
| 06C71h  | DTBLS6 | DTC Block Size Register 6            | XXh         |         |
| 06C72h  | DTCCT6 | DTC Transfer Count Register 6        | XXh         |         |
| 06C73h  | DTRLD6 | DTC Transfer Count Reload Register 6 | XXh         |         |
| 06C74h  | DTSAR6 | DTC Source Address Register 6        | XXXXh       |         |
| 06C75h  |        |                                      |             |         |
| 06C76h  | DTDAR6 | DTC Destination Address Register 6   | XXXXh       |         |
| 06C77h  |        |                                      |             |         |
| 06C78h  | DTCCR7 | DTC Control Register 7               | XXh         |         |
| 06C79h  | DTBLS7 | DTC Block Size Register 7            | XXh         |         |
| 06C7Ah  | DTCCT7 | DTC Transfer Count Register 7        | XXh         |         |
| 06C7Bh  | DTRLD7 | DTC Transfer Count Reload Register 7 | XXh         |         |
| 06C7Ch  | DTSAR7 | DTC Source Address Register 7        | XXXXh       |         |
| 06C7Dh  |        |                                      |             |         |
| 06C7Eh  | DTDAR7 | DTC Destination Address Register 7   | XXXXh       |         |
| 06C7Fh  |        |                                      |             |         |
| 06C80h  | DTCCR8 | DTC Control Register 8               | XXh         |         |
| 06C81h  | DTBLS8 | DTC Block Size Register 8            | XXh         |         |
| 06C82h  | DTCCT8 | DTC Transfer Count Register 8        | XXh         |         |
| 06C83h  | DTRLD8 | DTC Transfer Count Reload Register 8 | XXh         |         |
| 06C84h  | DTSAR8 | DTC Source Address Register 8        | XXXXh       |         |
| 06C85h  |        |                                      |             |         |
| 06C86h  | DTDAR8 | DTC Destination Address Register 8   | XXXXh       |         |
| 06C87h  |        |                                      |             |         |
| 06C88h  | DTCCR9 | DTC Control Register 9               | XXh         |         |
| 06C89h  | DTBLS9 | DTC Block Size Register 9            | XXh         |         |
| 06C8Ah  | DTCCT9 | DTC Transfer Count Register 9        | XXh         |         |
| 06C8Bh  | DTRLD9 | DTC Transfer Count Reload Register 9 | XXh         |         |
| 06C8Ch  | DTSAR9 | DTC Source Address Register 9        | XXXXh       |         |
| 06C8Dh  |        |                                      |             |         |
| 06C8Eh  | DTDAR9 | DTC Destination Address Register 9   | XXXXh       |         |
| 06C8Fh  |        |                                      |             |         |

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.



**Figure 4.1** Timing Measurement Circuit for Ports P0, P1, P2, P3, P4\_2 to P4\_7, P5, P6, P7, P8, and P9\_0 to P9\_5

### 4.3 Peripheral Function Characteristics

**Table 4.3 A/D Converter Characteristics**  
( $V_{CC}/AV_{CC} = V_{ref} = 2.2\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}$  (N version)/  
 $-40^{\circ}\text{C to }85^{\circ}\text{C}$  (D version), unless otherwise specified)

| Symbol | Parameter                 |             | Conditions                         |                   | Standard |      |      | Unit |
|--------|---------------------------|-------------|------------------------------------|-------------------|----------|------|------|------|
|        |                           |             |                                    |                   | Min.     | Typ. | Max. |      |
| —      | Resolution                |             | Vref = AVcc                        |                   | —        | —    | 10   | Bit  |
| —      | Absolute accuracy         | 10-bit mode | Vref = AVcc = 5.0 V                | AN0 to AN19 input | —        | —    | ±3   | LSB  |
|        |                           |             | Vref = AVcc = 3.3 V                | AN0 to AN19 input | —        | —    | ±5   | LSB  |
|        |                           |             | Vref = AVcc = 3.0 V                | AN0 to AN19 input | —        | —    | ±5   | LSB  |
|        |                           |             | Vref = AVcc = 2.2 V                | AN0 to AN19 input | —        | —    | ±5   | LSB  |
|        |                           | 8-bit mode  | Vref = AVcc = 5.0 V                | AN0 to AN19 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVcc = 3.3 V                | AN0 to AN19 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVcc = 3.0 V                | AN0 to AN19 input | —        | —    | ±2   | LSB  |
|        |                           |             | Vref = AVcc = 2.2 V                | AN0 to AN19 input | —        | —    | ±2   | LSB  |
| φAD    | A/D conversion clock      |             | 4.0 V ≤ Vref = AVcc ≤ 5.5 V (1)    |                   | 2        | —    | 20   | MHz  |
|        |                           |             | 3.2 V ≤ Vref = AVcc ≤ 5.5 V (1)    |                   | 2        | —    | 16   | MHz  |
|        |                           |             | 2.7 V ≤ Vref = AVcc ≤ 5.5 V (1)    |                   | 2        | —    | 10   | MHz  |
|        |                           |             | 2.2 V ≤ Vref = AVcc ≤ 5.5 V (1)    |                   | 2        | —    | 5    | MHz  |
| —      | Tolerance level impedance |             |                                    |                   | —        | 3    | —    | kΩ   |
| Ivref  | Vref current              |             | Vcc = 5 V, XIN = f1 = fAD = 20 MHz |                   | —        | 45   | —    | μA   |
| tCONV  | Conversion time           | 10-bit mode | Vref = AVcc = 5.0 V, φAD = 20 MHz  |                   | 2.2      | —    | —    | μs   |
|        |                           | 8-bit mode  | Vref = AVcc = 5.0 V, φAD = 20 MHz  |                   | 2.2      | —    | —    | μs   |
| tsAMP  | Sampling time             |             | φAD = 20 MHz                       |                   | 0.8      | —    | —    | μs   |
| Vref   | Reference voltage         |             |                                    |                   | 2.2      | —    | AVcc | V    |
| VIA    | Analog input voltage (2)  |             |                                    |                   | 0        | —    | Vref | V    |
| OCVREF | On-chip reference voltage |             | 2MHz ≤ φAD ≤ 4MHz                  |                   | 1.19     | 1.34 | 1.49 | V    |

Notes:

1. If the CPU and the flash memory stop, the A/D conversion result will be undefined.
2. When the analog input voltage exceeds the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Table 4.4 Comparator B Characteristics**  
( $V_{CC}/AV_{CC} = 2.2\text{ V to }5.5\text{ V}$ ,  $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}$  (N version)/ $-40^{\circ}\text{C to }85^{\circ}\text{C}$  (D version),  
unless otherwise specified)

| Symbol    | Parameter                              | Conditions                        | Standard |      |                | Unit          |
|-----------|----------------------------------------|-----------------------------------|----------|------|----------------|---------------|
|           |                                        |                                   | Min.     | Typ. | Max.           |               |
| $V_{ref}$ | IVREF1, IVREF3 input reference voltage |                                   | 0        | —    | $V_{CC} - 1.4$ | V             |
| $V_I$     | IVCMP1, IVCMP3 input voltage           |                                   | -0.3     | —    | $V_{CC} + 0.3$ | V             |
| —         | Offset                                 |                                   | —        | 5    | 100            | mV            |
| $t_d$     | Comparator output delay time (1)       | $V_I = V_{ref} \pm 100\text{ mV}$ | —        | 0.1  | —              | $\mu\text{s}$ |
| $I_{CMP}$ | Comparator operating current           | $V_{CC} = 5.0\text{ V}$           | —        | 17.5 | —              | $\mu\text{A}$ |

Note:

1. When the digital filter is not selected.

**Table 4.8 Voltage Detection 1 Circuit Characteristics**  
**(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = –20°C to 85°C (N version)/**  
**–40°C to 85°C (D version))**

| Symbol               | Parameter                                                                    | Conditions                                        | Standard |      |      | Unit |
|----------------------|------------------------------------------------------------------------------|---------------------------------------------------|----------|------|------|------|
|                      |                                                                              |                                                   | Min.     | Typ. | Max. |      |
| Vdet1                | Voltage detection level Vdet1_0 <sup>(1)</sup>                               | When Vcc falls                                    | 2.00     | 2.20 | 2.40 | V    |
|                      | Voltage detection level Vdet1_1 <sup>(1)</sup>                               | When Vcc falls                                    | 2.15     | 2.35 | 2.55 | V    |
|                      | Voltage detection level Vdet1_2 <sup>(1)</sup>                               | When Vcc falls                                    | 2.30     | 2.50 | 2.70 | V    |
|                      | Voltage detection level Vdet1_3 <sup>(1)</sup>                               | When Vcc falls                                    | 2.45     | 2.65 | 2.85 | V    |
|                      | Voltage detection level Vdet1_4 <sup>(1)</sup>                               | When Vcc falls                                    | 2.60     | 2.80 | 3.00 | V    |
|                      | Voltage detection level Vdet1_5 <sup>(1)</sup>                               | When Vcc falls                                    | 2.75     | 2.95 | 3.15 | V    |
|                      | Voltage detection level Vdet1_6 <sup>(1)</sup>                               | When Vcc falls                                    | 2.80     | 3.10 | 3.40 | V    |
|                      | Voltage detection level Vdet1_7 <sup>(1)</sup>                               | When Vcc falls                                    | 2.95     | 3.25 | 3.55 | V    |
|                      | Voltage detection level Vdet1_8 <sup>(1)</sup>                               | When Vcc falls                                    | 3.10     | 3.40 | 3.70 | V    |
|                      | Voltage detection level Vdet1_9 <sup>(1)</sup>                               | When Vcc falls                                    | 3.25     | 3.55 | 3.85 | V    |
|                      | Voltage detection level Vdet1_A <sup>(1)</sup>                               | When Vcc falls                                    | 3.40     | 3.70 | 4.00 | V    |
|                      | Voltage detection level Vdet1_B <sup>(1)</sup>                               | When Vcc falls                                    | 3.55     | 3.85 | 4.15 | V    |
|                      | Voltage detection level Vdet1_C <sup>(1)</sup>                               | When Vcc falls                                    | 3.70     | 4.00 | 4.30 | V    |
|                      | Voltage detection level Vdet1_D <sup>(1)</sup>                               | When Vcc falls                                    | 3.85     | 4.15 | 4.45 | V    |
|                      | Voltage detection level Vdet1_E <sup>(1)</sup>                               | When Vcc falls                                    | 4.00     | 4.30 | 4.60 | V    |
|                      | Voltage detection level Vdet1_F <sup>(1)</sup>                               | When Vcc falls                                    | 4.15     | 4.45 | 4.75 | V    |
| —                    | Hysteresis width at the rising of Vcc in voltage detection 1 circuit         | Vdet1_0 to Vdet1_5 selected                       | —        | 0.07 | —    | V    |
|                      |                                                                              | Vdet1_6 to Vdet1_F selected                       | —        | 0.10 | —    | V    |
| —                    | Voltage detection 1 circuit response time <sup>(2)</sup>                     | At the falling of Vcc from 5 V to (Vdet1 – 0.1) V | —        | 60   | 150  | μs   |
| —                    | Voltage detection circuit self power consumption                             | VCA26 = 1, Vcc = 5.0 V                            | —        | 1.7  | —    | μA   |
| t <sub>d</sub> (E-A) | Waiting time until voltage detection circuit operation starts <sup>(3)</sup> |                                                   | —        | —    | 100  | μs   |

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 4.9 Voltage Detection 2 Circuit Characteristics**  
**(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = –20°C to 85°C (N version)/**  
**–40°C to 85°C (D version))**

| Symbol               | Parameter                                                                    | Conditions                                          | Standard |      |      | Unit |
|----------------------|------------------------------------------------------------------------------|-----------------------------------------------------|----------|------|------|------|
|                      |                                                                              |                                                     | Min.     | Typ. | Max. |      |
| Vdet2                | Voltage detection level Vdet2_0                                              | When Vcc falls                                      | 3.70     | 4.00 | 4.30 | V    |
| —                    | Hysteresis width at the rising of Vcc in voltage detection 2 circuit         |                                                     | —        | 0.1  | —    | μs   |
| —                    | Voltage detection 2 circuit response time <sup>(1)</sup>                     | At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V | —        | 20   | 150  | μs   |
| —                    | Voltage detection circuit self power consumption                             | VCA27 = 1, Vcc = 5.0 V                              | —        | 1.7  | —    | μA   |
| t <sub>d</sub> (E-A) | Waiting time until voltage detection circuit operation starts <sup>(2)</sup> |                                                     | —        | —    | 100  | μs   |

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V<sub>det2</sub>.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 4.21 Timing Requirements of Clock Synchronous Serial I/O with Chip Select  
(during Slave Operation)**  
(Measurement conditions:  $V_{CC} = 1.8\text{ V to }5.5\text{ V}$ ,  $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}$  (N version)/  
 $-40^{\circ}\text{C to }85^{\circ}\text{C}$  (D version))

| Symbol | Parameter                          | Conditions                                   | Standard   |      |               | Unit          |
|--------|------------------------------------|----------------------------------------------|------------|------|---------------|---------------|
|        |                                    |                                              | Min.       | Typ. | Max.          |               |
| tsucyc | SSCK clock cycle time              |                                              | 4.00       | —    | —             | tcyc (1)      |
| thi    | SSCK clock high width              |                                              | 0.40       | —    | 0.60          | tsucyc        |
| tlo    | SSCK clock low width               |                                              | 0.40       | —    | 0.60          | tsucyc        |
| trise  | SSCK clock rising time             |                                              | —          | —    | 1.00          | $\mu\text{s}$ |
| tfall  | SSCK clock falling time            |                                              | —          | —    | 1.00          | $\mu\text{s}$ |
| tsu    | SSO data input setup time          |                                              | 10.00      | —    | —             | ns            |
| th     | SSO data input hold time           |                                              | 2.00       | —    | —             | tcyc (1)      |
| tLEAD  | $\overline{\text{SCS}}$ setup time |                                              | 1tcyc + 50 | —    | —             | ns            |
| tLAG   | $\overline{\text{SCS}}$ hold time  |                                              | 1tcyc + 50 | —    | —             | ns            |
| tod    | SSI, SSO data output delay time    | $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | —          | —    | 60            | ns            |
|        |                                    | $2.7\text{ V} \leq V_{CC} < 4.5\text{ V}$    | —          | —    | 70            | ns            |
|        |                                    | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$    | —          | —    | 100.00        | ns            |
| tsa    | SSI slave access time              | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | —          | —    | 1.5tcyc + 100 | ns            |
|        |                                    | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$    | —          | —    | 1.5tcyc + 200 | ns            |
| tor    | SSI slave out open time            | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | —          | —    | 1.5tcyc + 100 | ns            |
|        |                                    | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$    | —          | —    | 1.5tcyc + 200 | ns            |

Note:

1. 1tcyc = 1/f1 (s)




Figure 4.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)






Figure 4.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

**Table 4.22 External Clock Input (XOUT, XCIN)**

| Symbol                 | Parameter             | Standard                 |      |                        |      |                        |      | Unit |
|------------------------|-----------------------|--------------------------|------|------------------------|------|------------------------|------|------|
|                        |                       | Vcc = 2.2 V, Topr = 25°C |      | Vcc = 3 V, Topr = 25°C |      | Vcc = 5 V, Topr = 25°C |      |      |
|                        |                       | Min.                     | Max. | Min.                   | Max. | Min.                   | Max. |      |
| t <sub>c</sub> (XOUT)  | XOUT input cycle time | 200                      | —    | 50                     | —    | 50                     | —    | ns   |
| t <sub>WH</sub> (XOUT) | XOUT input high width | 90                       | —    | 24                     | —    | 24                     | —    | ns   |
| t <sub>WL</sub> (XOUT) | XOUT input low width  | 90                       | —    | 24                     | —    | 24                     | —    | ns   |
| t <sub>c</sub> (XCIN)  | XCIN input cycle time | 14                       | —    | 14                     | —    | 14                     | —    | μs   |
| t <sub>WH</sub> (XCIN) | XCIN input high width | 7                        | —    | 7                      | —    | 7                      | —    | μs   |
| t <sub>WL</sub> (XCIN) | XCIN input low width  | 7                        | —    | 7                      | —    | 7                      | —    | μs   |

**Figure 4.7 External Clock Input Timing Diagram****Table 4.23 Timing Requirements of TRJIO**

| Symbol                  | Parameter              | Standard                 |      |                        |      |                        |      | Unit |
|-------------------------|------------------------|--------------------------|------|------------------------|------|------------------------|------|------|
|                         |                        | Vcc = 2.2 V, Topr = 25°C |      | Vcc = 3 V, Topr = 25°C |      | Vcc = 5 V, Topr = 25°C |      |      |
|                         |                        | Min.                     | Max. | Min.                   | Max. | Min.                   | Max. |      |
| t <sub>c</sub> (TRJIO)  | TRJIO input cycle time | 500                      | —    | 300                    | —    | 100                    | —    | ns   |
| t <sub>WH</sub> (TRJIO) | TRJIO input high width | 200                      | —    | 120                    | —    | 40                     | —    | ns   |
| t <sub>WL</sub> (TRJIO) | TRJIO input low width  | 200                      | —    | 120                    | —    | 40                     | —    | ns   |


**Figure 4.8 Input Timing of TRJIO**

**Table 4.26** Timing Requirements of External Interrupt  $\overline{\text{INTi}}$  ( $i = 0$  to 4) and Key Input Interrupt  $\overline{\text{KIj}}$  ( $j = 0$  to 3)

| Symbol  | Parameter                                                                              | Standard                 |      |                        |      |                        |      | Unit |
|---------|----------------------------------------------------------------------------------------|--------------------------|------|------------------------|------|------------------------|------|------|
|         |                                                                                        | Vcc = 2.2 V, Topr = 25°C |      | Vcc = 3 V, Topr = 25°C |      | Vcc = 5 V, Topr = 25°C |      |      |
|         |                                                                                        | Min.                     | Max. | Min.                   | Max. | Min.                   | Max. |      |
| tw(INH) | $\overline{\text{INTi}}$ input high width,<br>$\overline{\text{KIj}}$ input high width | 1000 (1)                 | —    | 380 (1)                | —    | 250 (1)                | —    | ns   |
| tw(INL) | $\overline{\text{INTi}}$ input low width,<br>$\overline{\text{KIj}}$ input low width   | 1000 (2)                 | —    | 380 (2)                | —    | 250 (2)                | —    | ns   |

Notes:

1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input high pulse width of either (1/digital filter sampling frequency  $\times$  3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input low pulse width of either (1/digital filter sampling frequency  $\times$  3) or the minimum value of standard, whichever is greater.

**Figure 4.10** Input Timing of External Interrupt  $\overline{\text{INTi}}$  and Key Input Interrupt  $\overline{\text{KIj}}$  ( $i = 0$  to 4;  $j = 0$  to 3)

|                  |                                          |
|------------------|------------------------------------------|
| REVISION HISTORY | R8C/38T-A Group User's Manual: Datasheet |
|------------------|------------------------------------------|

| Rev. | Date         | Description                      |                                                                                                    |
|------|--------------|----------------------------------|----------------------------------------------------------------------------------------------------|
|      |              | Page                             | Summary                                                                                            |
| 0.01 | Feb 23, 2011 | —                                | First Edition issued                                                                               |
| 1.00 | Dec 09, 2011 | All pages                        | "Preliminary", "Under development" deleted,<br>"sensor control unit" → "touch sensor control unit" |
|      |              | 2, 3                             | Tables 1.1 and 1.2 revised                                                                         |
|      |              | 6                                | Figure 1.3 revised                                                                                 |
|      |              | 16                               | 2.1 revised                                                                                        |
|      |              | 19, 20,<br>22 to 25,<br>27 to 31 | Tables 3.1, 3.2, 3.4 to 3.7, 3.9 to 3.13                                                           |
|      |              | 35                               | Table 3.17 revised, Note 2 added                                                                   |
|      |              | 36 to 59                         | "4. Electrical Characteristics" added                                                              |

|                                                                                       |
|---------------------------------------------------------------------------------------|
| All trademarks and registered trademarks are the property of their respective owners. |
|---------------------------------------------------------------------------------------|