# E·XFL



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	56
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32wg230f256-qfn64

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.1.19 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.20 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.21 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

# 2.1.22 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

# 2.1.23 Operational Amplifier (OPAMP)

The EFM32WG230 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

# 2.1.24 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

# 2.1.25 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32WG230 to keep track of time and retain data, even if the main power source should drain out.

# 2.1.26 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data

and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

# 2.1.27 General Purpose Input/Output (GPIO)

In the EFM32WG230, there are 56 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

# 2.2 Configuration Summary

The features of the EFM32WG230 is a subset of the feature set described in the EFM32WG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

Module	Configuration	Pin Connections
Cortex-M4	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	12C0_SDA, 12C0_SCL
I2C1	Full configuration	I2C1_SDA, I2C1_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with I2S	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration with I2S	US2_TX, US2_RX, US2_CLK, US2_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
TIMER3	Full configuration	TIM3_CC[2:0]
RTC	Full configuration	NA
BURTC	Full configuration	NA
LETIMER0	Full configuration	LET0_0[1:0]

### Table 2.1. Configuration Summary



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1.2 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		271	286	µA/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		275		μΑ/ MHz
		48 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		63	75	µA/ MHz
		48 MHz HFXO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		65	76	µA/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		64	75	µA/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		65	77	μΑ/ MHz
	EM1 current (Pro- duction test condi- tion = 14 MHz)	21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		65	76	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		66	78	μΑ/ MHz
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		67	79	µA/ MHz
EMI		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		68	82	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		68	81	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		70	83	μΑ/ MHz
		6.6 MHz HFRCO, all peripher- al clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		74	87	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		76	89	µA/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		106	120	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}$ = 3.0 V, $T_{AMB}$ =85°C		112	129	μΑ/ MHz
I <sub>EM2</sub>	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C		0.95 <sup>1</sup>	1.7 <sup>1</sup>	μΑ

*Figure 3.5. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11MHz* 



Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6MHz



# 3.4.3 EM3 Current Consumption

Figure 3.9. EM3 current consumption.





# 3.4.4 EM4 Current Consumption

Figure 3.10. EM4 current consumption.



# **3.5 Transition between Energy Modes**

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.5. Energy wodes Transitions	Table	3.5.	Energy	Modes	Transitions
-------------------------------------	-------	------	--------	-------	-------------

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>EM10</sub>	Transition time from EM1 to EM0		0		HF- CORE- CLK cycles
t <sub>EM20</sub>	Transition time from EM2 to EM0		2		μs
t <sub>EM30</sub>	Transition time from EM3 to EM0		2		μs
t <sub>EM40</sub>	Transition time from EM4 to EM0		163		μs



### Figure 3.15. Typical Low-Level Output Current, 3.8V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH

Figure 3.22. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature



Figure 3.23. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature



# 3.9.5 AUXHFRCO

### Table 3.13. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>AUXHFRCO</sub>		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
	Oscillation frequen-	14 MHz frequency band	13.7	14.0	14.3	MHz
	Cy, v <sub>DD</sub> = 3.0 v, T <sub>AMB</sub> =25°C	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48	6.60	6.72	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
	<sub>g</sub> Settling time after start-up	f <sub>AUXHFRCO</sub> = 14 MHz		0.6		Cycles
DC <sub>AUXHFRCO</sub>	Duty cycle	f <sub>AUXHFRCO</sub> = 14 MHz	48.5	50	51	%
TUNESTEP <sub>AU</sub> HFRCO	Frequency step for LSB change in TUNING value			0.3 <sup>1</sup>		%

<sup>1</sup>The TUNING field in the CMU\_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

# 3.9.6 ULFRCO

### Table 3.14. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>ULFRCO</sub>	Oscillation frequen- cy	25°C, 3V	0.7		1.75	kHz
TC <sub>ULFRCO</sub>	Temperature coeffi- cient			0.05		%/°C
VC <sub>ULFRCO</sub>	Supply voltage co- efficient			-18.2		%/V

# 3.10 Analog Digital Converter (ADC)

### Table 3.15. ADC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Input voltage range	Single ended	0		V <sub>REF</sub>	V
	input voltage range	Differential	-V <sub>REF</sub> /2		V <sub>REF</sub> /2	V
VADCREFIN	Input range of exter- nal reference volt- age, single ended and differential		1.25		V <sub>DD</sub>	V
V <sub>ADCREFIN_CH7</sub>	Input range of ex- ternal negative ref- erence voltage on channel 7	See V <sub>ADCREFIN</sub>	0		V <sub>DD</sub> - 1.1	V
V <sub>ADCREFIN_CH6</sub>	Input range of ex- ternal positive ref-	See V <sub>ADCREFIN</sub>	0.625		V <sub>DD</sub>	V



### Figure 3.31. ADC Temperature sensor readout



# 3.11 Digital Analog Converter (DAC)

### Table 3.16. DAC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
M	Output voltage	VDD voltage reference, single ended	0		V <sub>DD</sub>	V
V DACOUT	range	VDD voltage reference, differ- ential	-V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>DACCM</sub>	Output common mode voltage range		0		V <sub>DD</sub>	V
	Active current in-	500 kSamples/s, 12 bit		400 <sup>1</sup>		μA
I <sub>DAC</sub>	cluding references	100 kSamples/s, 12 bit		200 <sup>1</sup>		μA
	for 2 channels	1 kSamples/s 12 bit NORMAL		17 <sup>1</sup>		μA
SR <sub>DAC</sub>	Sample rate				500	ksam- ples/s
	DAC clock frequen- cy	Continuous Mode			1000	kHz
f <sub>DAC</sub>		Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
CYC <sub>DACCONV</sub>	Clock cyckles per conversion			2		
t <sub>DACCONV</sub>	Conversion time		2			μs
t <sub>DACSETTLE</sub>	Settling time			5		μs
		500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		58		dB
SNR <sub>DAC</sub>	Signal to Noise Ra- tio (SNR)	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		58		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13	25	μA
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
G <sub>OL</sub>	Open Loop Gain	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
GBW <sub>OPAMP</sub>	Gain Bandwidth Product	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, CL=75 pF		64		0
PM <sub>OPAMP</sub>	Phase Margin	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, CL=75 pF		58		o
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		o
R <sub>INPUT</sub>	Input Resistance			100		Mohm
R <sub>LOAD</sub>	Load Resistance		200			Ohm
I <sub>LOAD_DC</sub>	DC Load Current				11	mA
V	Input Voltage	OPAxHCMDIS=0	V <sub>SS</sub>		V <sub>DD</sub>	V
VINPU1		OPAxHCMDIS=1	V <sub>SS</sub>		V <sub>DD</sub> -1.2	V
V <sub>OUTPUT</sub>	Output Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V
Maria	Input Offeet Veltage	Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD, OPAxHCMDIS=0</v<sub></v<sub>	-13	0	11	mV
VOFFSET	input Onset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in&lt;<sub>DD</sub>-1.2, OPAxHCMDIS=1</v<sub>		1		mV
V <sub>OFFSET_DRIFT</sub>	Input Offset Voltage Drift				0.02	mV/°C
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		V/µs
SR <sub>OPAMP</sub>	Slew Rate	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		V/µs
N	Mallana N. S	V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV <sub>RMS</sub>
N <sub>OPAMP</sub>	Voltage Noise	V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV <sub>RMS</sub>



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="0&lt;/td"><td></td><td>196</td><td></td><td>μV<sub>RMS</sub></td></f<1>		196		μV <sub>RMS</sub>
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="1&lt;/td"><td></td><td>229</td><td></td><td>μV<sub>RMS</sub></td></f<1>		229		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>		1230		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>		2130		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>		1630		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>		2590		μV <sub>RMS</sub>





Figure 3.33. OPAMP Positive Power Supply Rejection Ratio



# 3.13 Analog Comparator (ACMP)

### Table 3.18. ACMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ACMPIN</sub>	Input voltage range		0		V <sub>DD</sub>	V
V <sub>ACMPCM</sub>	ACMP Common Mode voltage range		0		V <sub>DD</sub>	V
I <sub>ACMP</sub>		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.4	μA
	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	15	μA
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195	520	μA
IACMPREF	Current consump- tion of internal volt- age reference	Internal voltage reference off. Using external voltage refer- ence		0		μA
		Internal voltage reference		5		μA
VACMPOFFSET	Offset voltage	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
V <sub>ACMPHYST</sub>	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
Deces	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
R <sub>CSRES</sub>	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm
t <sub>ACMPSTART</sub>	Startup time				10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 46).  $I_{ACMPREF}$  is zero if an external voltage reference is used.

### Total ACMP Active Current

 $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ 

(3.1)

Figure 3.37. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1





Response time



# 3.14 Voltage Comparator (VCMP)

### Table 3.19. VCMP

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub> VCMP Common Mode voltage range				V <sub>DD</sub>		V
I <sub>VCMP</sub>	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	μA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	35	μA
t <sub>VCMPREF</sub>	CMPREF Startup time refer- ence generator NORMAL			10		μs
V <sub>VCMPOFFSET</sub>	Offset voltage	Single ended		10		mV
		Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			61	210	mV
t <sub>VCMPSTART</sub>	Startup time				10	μs

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

### VCMP Trigger Level as a Function of Level Setting

V<sub>DD Trigger Level</sub>=1.667V+0.034 ×TRIGLEVEL

# 3.15 I2C

### Table 3.20. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Тур	Мах	Unit
f <sub>SCL</sub>	SCL clock frequency	0		100 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	4.7			μs
t <sub>HIGH</sub>	SCL clock high time	4.0			μs
t <sub>SU,DAT</sub>	SDA set-up time	250			ns
t <sub>HD,DAT</sub>	SDA hold time	8		3450 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	4.7			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	4.0			μs
t <sub>SU,STO</sub>	STOP condition set-up time	4.0			μs
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	4.7			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32WG Reference Manual. <sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ). <sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f\_{HFPERCLK} [Hz]) - 4).

(3.2)



QFN64 Pin# and Name		Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	Timers	Communication	Other	
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0 ETM_TD0 #3	
4	PA3		TIM0_CDTI0 #0	LES_ALTEX2 #0 ETM_TD1 #3		
5	PA4		TIM0_CDTI1 #0		LES_ALTEX3 #0 ETM_TD2 #3	
6	PA5		TIM0_CDTI2 #0	LEU1_TX #1 LES_ALTEX4 # ETM_TD3 #3		
7	PA6			LEU1_RX #1 ETM_TCLK #3 GPIO_EM4WU1		
8	IOVDD_0	Digital IO power supply 0.	,			
9	PC0	ACMP0_CH0 DAC0_OUT0ALT #0/ OPAMP_OUT0ALT	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5 US1_TX #0 I2C0_SDA #4	LES_CH0 #0 PRS_CH2 #0	
10	PC1	ACMP0_CH1 DAC0_OUT0ALT #1/ OPAMP_OUT0ALT	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5 US1_RX #0 I2C0_SCL #4	LES_CH1 #0 PRS_CH3 #0	
11	PC2	ACMP0_CH2 DAC0_OUT0ALT #2/ OPAMP_OUT0ALT	TIM0_CDTI0 #4	US2_TX #0	LES_CH2 #0	
12	PC3	ACMP0_CH3 DAC0_OUT0ALT #3/ OPAMP_OUT0ALT	TIM0_CDTI1 #4	US2_RX #0	LES_CH3 #0	
13	PC4	ACMP0_CH4 DAC0_P0 / OPAMP_P0	TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0	
14	PC5	ACMP0_CH5 DAC0_N0 / OPAMP_N0	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5 #0	
15	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4 US1_CLK #0		
16	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4 US1_CS #0		
17	PA8		TIM2_CC0 #0			
18	PA9		TIM2_CC1 #0			
19	PA10		TIM2_CC2 #0			
20	RESETn	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up en- sure that reset is released.				
21	PB11	DAC0_OUT0 / OPAMP_OUT0	TIM1_CC2 #3 LETIM0_OUT0 #1	I2C1_SDA #1		
22	PB12	DAC0_OUT1 / OPAMP_OUT1	LETIM0_OUT1 #1	I2C1_SCL #1		
23	AVDD_1	Analog power supply 1.				
24	PB13	HFXTAL_P		US0_CLK #4/5 LEU0_TX #1		
25	PB14	HFXTAL_N		US0_CS #4/5 LEU0_RX #1		
26	IOVDD_3	Digital IO power supply 3.				
27	AVDD_0	Analog power supply 0.				
28	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT	PCNT2_S0IN #0	US1_TX #1		



### Figure 5.3. QFN64 PCB Stencil Design



Table 5.3. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Dim. (mm)
а	0.75	е	8.90
b	0.22	х	2.70
С	0.50	У	2.70
d	8.90	Z	0.80

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Figure 4.3 (p. 61).

# **5.2 Soldering Information**

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions. Place as many and as small as possible vias underneath each of the solder patches under the ground pad.

# 6 Chip Marking, Revision and Errata

# 6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



# 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 66) .

# 6.3 Errata

Please see the errata document for EFM32WG230 for description and resolution of device erratas. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit

# **7 Revision History**

# 7.1 Revision 1.40

- June 13th, 2014 Removed "Preliminary" markings. Corrected single power supply voltage minimum value from 1.85V to 1.98V. Added AUXHFRCO to blockdiagram and electrical characteristics. Updated current consumption data. Updated transition between energy modes data. Updated power management data. Updated GPIO data. Updated GPIO data. Updated LFRCO, HFRCO and ULFRCO data. Updated ADC data. Updated DAC data. Updated OPAMP data. Updated OPAMP data. Updated VCMP data. **7.2 Revision 1.31** 
  - November 21st, 2013
  - Updated figures.
  - Updated errata-link.
  - Updated chip marking.
  - Added link to Environmental and Quality information.
  - Re-added missing DAC-data.

# 7.3 Revision 1.30

- September 30th, 2013
- Added I2C characterization data.
- Added SPI characterization data.
- Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.
- Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.
- Updated the EM0 and EM1 current consumption numbers. Updated the the EM1 plots and removed the EM0 plots.

# A Disclaimer and Trademarks

# A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

# A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

# silabs.com











