



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I <sup>2</sup> C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	12
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 4x8b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc915fdh-129

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 4. Ordering information

Table 2. Ordering	information		
Type number	Package		
	Name	Description	Version
P89LPC915FDH	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
P89LPC915FN	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
P89LPC915HDH	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
P89LPC916FDH	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
P89LPC917FDH	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

### 4.1 Ordering options


Type number	Temperature range	Frequency
P89LPC915FDH	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC915FN		
P89LPC916FDH		
P89LPC917FDH		
P89LPC915HDH	–40 °C to +125 °C	

 Please contact your local NXP sales office for availability of extended temperature (-40 °C to +125 °C) versions of the P89LPC916 and P89LPC917 devices.


#### **NXP Semiconductors**

# P89LPC915/916/917

#### 8-bit microcontrollers with accelerated two-clock 80C51 core



8-bit microcontrollers with accelerated two-clock 80C51 core



## 7.2 Pin description

Table 4. P	89LPC915 pin	description		
Symbol		Pin		Description
P0.0 to P0.5			I/O	<b>Port 0:</b> Port 0 is a 6-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section 8.13.1 "Port configurations"</u> and <u>Table 15 "Static characteristics"</u> for details.
				The Keypad Interrupt feature operates with Port 0 pins.
				All pins have Schmitt triggered inputs.
				Port 0 also provides various special functions as described below:
P0.0/CMP2/k	KBI0	2	I/O	<b>P0.0</b> — Port 0 bit 0.
			0	<b>CMP2</b> — Comparator 2 output.
				<b>KBI0</b> — Keyboard input 0.
P0.1/CIN2B/I	KBI1/AD10	1	I/O	<b>P0.1</b> — Port 0 bit 1.
			I	<b>CIN2B</b> — Comparator 2 positive input B.
			I	KBI1 — Keyboard input 1.
			I	AD10 — ADC1 channel 0 analog input.
P0.2/CIN2A/I	KBI2/AD11	14	I/O	<b>P0.2</b> — Port 0 bit 2.
			I	<b>CIN2A</b> — Comparator 2 positive input A.
			I	KBI2 — Keyboard input 2.
			I	AD11 — ADC1 channel 1 analog input.
P0.3/CIN1B/	KBI3/AD12	13	I/O	<b>P0.3</b> — Port 0 bit 3.
			I	<b>CIN1B</b> — Comparator 1 positive input B.
			I	KBI3 — Keyboard input 3.
			I	AD12 — ADC1 channel 2 analog input.
P0.4/CIN1A/	KBI4/AD13/	12	I/O	<b>P0.4</b> — Port 0 bit 4.
DAC1			I	<b>CIN1A</b> — Comparator 1 positive input A.
			I	KBI4 — Keyboard input 4.
			I	AD13 — ADC1 channel 3 analog input.
			I	DAC1 — DAC1 analog output.
P0.5/CMPRE	F/KBI5/CLKIN	11	I/O	<b>P0.5</b> — Port 0 bit 5.
			I	<b>CMPREF</b> — Comparator reference (negative) input.
			I	KBI5 — Keyboard input 5.
			I	CLKIN — External clock input.
P1.0 to P1.5			I/O, I [ <u>1]</u>	<b>Port 1:</b> Port 1 is a 6-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <u>Section 8.13.1 "Port</u> configurations" and <u>Table 15 "Static characteristics</u> " for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt triggered inputs. Port 1 also provides various special functions as described below:
P89LPC915_916_917_6	5			© NXP B.V. 2009. All rights reserve

### **NXP Semiconductors**

# P89LPC915/916/917

#### 8-bit microcontrollers with accelerated two-clock 80C51 core

Symbol	Pin	Туре	Description
P0.1/CIN2B/KBI1/AD10	1	I/O	<b>P0.1</b> — Port 0 bit 1.
		Ι	<b>CIN2B</b> — Comparator 2 positive input B.
		Ι	KBI1 — Keyboard input 1.
		Ι	AD10 — ADC1 channel 0 analog input.
P0.2/CIN2A/KBI2/AD11	16	I/O	<b>P0.2</b> — Port 0 bit 2.
		Ι	<b>CIN2A</b> — Comparator 2 positive input A.
		Ι	KBI2 — Keyboard input 2.
		Ι	AD11 — ADC1 channel 1 analog input.
P0.3/CIN1B/KBI3/AD12	15	I/O	<b>P0.3</b> — Port 0 bit 3.
		Ι	<b>CIN1B</b> — Comparator 1 positive input B.
		Ι	KBI3 — Keyboard input 3.
		I	AD12 — ADC1 channel 2 analog input.
P0.4/CIN1A/KBI4/AD13/DAC1	14	I/O	<b>P0.4</b> — Port 0 bit 4.
		Ι	<b>CIN1A</b> — Comparator 1 positive input A.
		Ι	KBI4 — Keyboard input 4.
		Ι	AD13 — ADC1 channel 3 analog input.
		0	DAC1 — DAC1 analog output.
P0.5/CMPREF/KBI5/CLKIN	13	I/O	<b>P0.5</b> — Port 0 bit 5.
		I	CMPREF — Comparator reference (negative) input.
		I	KBI5 — Keyboard input 5.
		I	CLKIN — External clock input.
P1.0 to P1.5		I/O, I [1]	<b>Port 1:</b> Port 1 is an 6-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depended upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <u>Section 8.13.1 "Port</u> <u>configurations"</u> and <u>Table 15 "Static characteristics"</u> for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt triggered inputs. Port 1 also provides various special functions as described below:
P1.0/TXD	10	I/O	<b>P1.0</b> — Port 1 bit 0.
		0	<b>TXD</b> — Transmitter output for serial port.
P1.1/RXD	9	I/O	<b>P1.1</b> — Port 1 bit 1.
		I	<b>RXD</b> — Receiver input for serial port.
P1.2/T0/SCL	8	I/O	P1.2 — Port 1 bit 2 (open-drain when used as output).
		I/O	<b>T0</b> — Timer/counter 0 external count input or overflow output (open-drain when used as output).
		I/O	SCL — I <sup>2</sup> C serial clock input/output.
P1.3/INTO/SDA	7	I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).
		Ι	INTO — External interrupt 0 input.
		I/O	<b>SDA</b> — I <sup>2</sup> C serial data input/output.
P1.5/RST	3	1	<b>P1.5</b> — Port 1 bit 5 (input only).

P89LPC915\_916\_917\_5
Product data sheet

#### 8-bit microcontrollers with accelerated two-clock 80C51 core

Symbol	Pin	Type	Description
P2.2	5	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	<b>Port 2:</b> Port 2 is a single bit I/O port with a user-configurable output type During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of this Port 2 pin as an input and output depends upon the port configuration selected. Refer to <u>Section</u> 8.13.1 "Port configurations" and <u>Table 15 "Static characteristics</u> " for details. This pin has a Schmitt triggered input.
V <sub>SS</sub>	4	I	Ground: 0 V reference.
V <sub>DD</sub>	12	I	<b>Power supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.

[1] Input/output for P1.0 to P1.4. Input for P1.5.

P89LPC915\_916\_917\_5

#### Table 7. P89LPC915 special function registers ... continued \* indicates SFRs that are bit addressable. P89LPC9

Name	Description	SFR	Bit function	ons and ac	Idresses						Rese	t value
		addr.	MSB							LSB	Hex	Binary
FMCON	Program flash control (F	Read) E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (V	Vrite) E4H	FMCMD. 7	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
FMDATA	Program flash data	E5H									00	0000 0000
I2ADR	I <sup>2</sup> C slave address regist	er DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
		Bit address	DF	DE	DD	DC	DB	DA	D9	<b>D8</b>		
I2CON*	I <sup>2</sup> C control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT	I <sup>2</sup> C data register	DAH										
I2SCLH	Serial clock generator/S duty cycle register high	CL DDH									00	0000 000
I2SCLL	Serial clock generator/S duty cycle register low	CL DCH									00	0000 000
I2STAT	I <sup>2</sup> C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 100
		Bit address	AF	AE	AD	AC	AB	AA	A9	<b>A8</b>		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 000
		Bit address	EF	EE	ED	EC	EB	EA	E9	<b>E8</b>		
IEN1*	Interrupt enable 1	E8H	EAD	EST	-	-	-	EC	EKBI	EI2C	00[1]	00x0 000
		Bit address	BF	BE	BD	BC	BB	BA	<b>B9</b>	<b>B</b> 8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[1]	x000 000
IP0H	Interrupt priority 0 high	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00 <u>[1]</u>	x000 0000
		Bit address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	PAD	PST	-	-	-	PC	PKBI	PI2C	00 <u>[1]</u>	00x0 000
IP1H	Interrupt priority 1 high	F7H	PADH	PSTH	-	-	-	PCH	PKBIH	PI2CH	00 <u>[1]</u>	00x0 000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 <u>[1]</u>	XXXX XXOC
KBMASK	Keypad interrupt mask register	86H									00	0000 000
KBPATN	Keypad pattern register										FF	1111 111

20 of 75

Product data sheet

#### Table 7. P89LPC915 special function registers ... continued \* indicates SFRs that are bit addressable. P89LPC

Na	ame	Description	SFR	Bit functi	ons and ac	Idresses						Reset	t value
Tab * in Na			addr.	MSB							LSB	Hex	Binary
			Bit address	87	86	85	84	83	82	81	80		
P0	)*	Port 0	80H	-	-	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0	<u>[1]</u>	
			Bit address	97	96	95	94	93	92	91	90		
P1	*	Port 1	90H	-	-	RST	INT1	ĪNT0/ SDA	T0/SCL	RXD	TXD	<u>[1]</u>	
			Bit address	B7	<b>B6</b>	<b>B5</b>	<b>B</b> 4	<b>B</b> 3	<b>B2</b>	<b>B1</b>	<b>B0</b>		
P0	)M1	Port 0 output mode 1	84H	-	-	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[1]	1111 11
P0	)M2	Port 0 output mode 2	85H	-	-	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00 <mark>[1]</mark>	0000 00
P1	M1	Port 1 output mode 1	91H	-	-	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[1]	11x1 xx
P1	M2	Port 1 output mode 2	92H	-	-	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00 <mark>[1]</mark>	00x0 xx0
PC	CON	Power control register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 00
PC	CONA	Power control register A	B5H	RTCPD	-	VCPD	ADPD	I2PD	-	SPD	-	00 <mark>[1]</mark>	0000 00
			Bit address	D7	D6	D5	D4	D3	D2	D1	<b>D0</b>		
PS	SW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	0000 00
PT	T0AD	Port 0 digital input disabl	e F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000
RS	STSRC	Reset source register	DFH	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX	[3]	
RT	CCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 <u>[1][</u> <u>6]</u>	011x xx(
RT	ГСН	RTC register high	D2H									00 <mark>[6]</mark>	0000 00
RT	TCL	RTC register low	D3H									00 <mark>[6]</mark>	0000 00
SA	ADDR	Serial port address regis	ter A9H									00	0000 00
SA	ADEN	Serial port address enab	le B9H									00	0000 00
SB	BUF	Serial Port data buffer re	gister 99H									хх	xxxx xxx
			Bit address	9F	9E	9D	9C	9B	<b>9A</b>	99	98		
SC	CON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	0000 00
SS	STAT	Serial port extended stat register	us BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 00
SP	2	Stack pointer	81H									07	0000 01
TA	MOD	Timer 0 and 1 auxiliary r	node 8FH	_	-	-	-	-	-	-	T0M2	00	xxx0 xxx

NXP Semiconductors

21 of 75

#### Table 8. P89LPC916 special function registers ... continued \* indicates SFRs that are bit addressable. P89LPC

Name		Description	SFR		ions and ac	dresses						Rese	t value
Name			addı	. MSB							LSB	Hex	Binary
FMCO	N	Program flash control (F	Read) E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
		Program flash control (V	Vrite) E4⊢	FMCMD	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
FMDA	TA	Program flash data	E5H									00	0000 0000
I2ADR	ł	I <sup>2</sup> C slave address regist	ter DBH	I I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
			Bit address	S DF	DE	DD	DC	DB	DA	D9	<b>D8</b>		
I2CON	۱*	I <sup>2</sup> C control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT		I <sup>2</sup> C data register	DAH	I									
I2SCL	H	Serial clock generator/S duty cycle register high	SCL DDH	ł								00	0000 0000
I2SCL	L	Serial clock generator/S duty cycle register low	SCL DCH	I								00	0000 0000
I2STAT	Г	I <sup>2</sup> C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 100
			Bit address	s AF	AE	AD	AC	AB	AA	A9	<b>A8</b>		
IEN0*		Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	-	ET0	EX0	00	0000 0000
			Bit address	s EF	EE	ED	EC	EB	EA	E9	<b>E8</b>		
IEN1*		Interrupt enable 1	E8H	EAD	EST	-	-	ESPI	EC	EKBI	EI2C	00[1]	00x0 0000
			Bit address	s BF	BE	BD	BC	BB	BA	<b>B</b> 9	<b>B8</b>		
IP0*		Interrupt priority 0	B8F	-	PWDRT	PBO	PS/PSR	PT1	-	PT0	PX0	00[1]	x000 0000
IP0H		Interrupt priority 0 high	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	-	PT0H	PX0H	00[1]	x000 0000
			Bit addres	s FF	FE	FD	FC	FB	FA	F9	F8		
IP1*		Interrupt priority 1	F8H	PAD	PST	-	-	PSPI	PC	PKBI	PI2C	00[1]	00x0 0000
IP1H		Interrupt priority 1 high	F7H	PADH	PSTH	-	-	PSPIH	PCH	PKBIH	PI2CH	00[1]	00x0 0000
KBCO	N	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 <u>[1]</u>	xxxx xx00
KBMA	SK	Keypad interrupt mask register	86H									00	0000 0000
KBPAT	٢N	Keypad pattern register										FF	1111 111

# **NXP Semiconductors**

8-bit microcontrollers with accelerated two-clock 80C51 core P89LPC915/916/917

ights reserved. 24 of 75

Product data sheet

#### Table 9. P89LPC917 special function registers ... continued \* indicates SFRs that are bit addressable. P89LPC9

5 91	Name	Description	-	FR	Bit function	ons and ad	Idresses						Rese	t value
P89LPC915 916 917			a	ddr.	MSB							LSB	Hex	Binary
U)	FMCON	Program flash control (F	Read) E	4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
		Program flash control (V	Vrite) E	4H	FMCMD. 7	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
	FMDATA	Program flash data	E	5H									00	0000 0000
	I2ADR	I <sup>2</sup> C slave address regist	ter D	BH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
			Bit addr	ess	DF	DE	DD	DC	DB	DA	D9	<b>D8</b>		
	I2CON*	I <sup>2</sup> C control register	D	08H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
	I2DAT	I <sup>2</sup> C data register	D	DAH										
	I2SCLH	Serial clock generator/S duty cycle register high	SCL D	DH									00	0000 000
	I2SCLL	Serial clock generator/S duty cycle register low	SCL D	СН									00	0000 000
	I2STAT	I <sup>2</sup> C status register	D	)9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 100
			Bit addr	ess	AF	AE	AD	AC	AB	AA	A9	<b>A8</b>		
	IEN0*	Interrupt enable 0	A	\8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 000
			Bit addr	ess	EF	EE	ED	EC	EB	EA	E9	<b>E8</b>		
	IEN1*	Interrupt enable 1	E	8H	EAD	EST	-	-	-	EC	EKBI	EI2C	00[1]	00x0 000
			Bit addr	ess	BF	BE	BD	BC	BB	BA	<b>B9</b>	<b>B8</b>		
	IP0*	Interrupt priority 0	В	88H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[1]	x000 000
	IP0H	Interrupt priority 0 high	В	37H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[1]	x000 0000
			Bit addr	ess	FF	FE	FD	FC	FB	FA	F9	F8		
	IP1*	Interrupt priority 1	F	BH	PAD	PST	-	-	-	PC	PKBI	PI2C	00 <u>[1]</u>	00x0 000
	IP1H	Interrupt priority 1 high	F	7H	PADH	PSTH	-	-	-	PCH	PKBIH	PI2CH	00 <u>[1]</u>	00x0 000
© z	KBCON	Keypad control register	9	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 <u>[1]</u>	xxxx xx00
© NXP B.V. 2009. All rights	KBMASK	Keypad interrupt mask register	8	86H									00	0000 000
٦٩. All	KBPATN	Keypad pattern register											FF	1111 111

# **NXP Semiconductors**

8-bit microcontrollers with accelerated two-clock 80C51 core P89LPC915/916/917

ights reserved. 28 of 75

#### Table 9. P89LPC917 special function registers ... continued \* indicates SFRs that are bit addressable. P89LPC9

Ν	lame	Description	SFR	Bit function	ons and ac	Idresses						Rese	t value
Ta * <i>i</i> N			addr.	MSB							LSB	Hex	Binary
			Bit address	87	86	85	84	83	82	81	80		
Ρ	90*	Port 0	80H	T1/KB7/ CLKOUT	-	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0	<u>[1]</u>	
			Bit address	97	96	95	94	93	92	91	90		
Ρ	91*	Port 1	90H	-	-	RST	INT1	INT0/ SDA	T0/SCL	RXD	TXD	<u>[1]</u>	
		I	Bit address	B7	<b>B6</b>	<b>B5</b>	<b>B</b> 4	<b>B</b> 3	<b>B2</b>	B1	<b>B0</b>		
Ρ	20M1	Port 0 output mode 1	84H	(P0M1.7)	-	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[1]	1111 11
Ρ	20M2	Port 0 output mode 2	85H	(P0M2.7)	-	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00[1]	0000 00
Ρ	P1M1	Port 1 output mode 1	91H	-	-	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[1]	11x1 xx
Ρ	21M2	Port 1 output mode 2	92H	-	-	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[1]	00x0 xx(
Ρ	PCON	Power control register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 00
Ρ	CONA	Power control register A	B5H	RTCPD	-	VCPD	ADPD	I2PD	-	SPD	-	00[1]	0000 00
		I	Bit address	D7	<b>D6</b>	D5	D4	D3	D2	D1	<b>D0</b>		
Р	'SW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	0000 00
Ρ	T0AD	Port 0 digital input disable	e F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000
R	STSRC	Reset source register	DFH	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX	<u>[3]</u>	
R	RTCCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 <u>[1][</u> <u>6]</u>	011x xx(
R	ТСН	RTC register high	D2H									00 <mark>[6]</mark>	0000 00
R	RTCL	RTC register low	D3H									00 <mark>[6]</mark>	0000 00
S	SADDR	Serial port address regist	er A9H									00	0000 00
S	SADEN	Serial port address enabl	e B9H									00	0000 00
S	BUF	Serial Port data buffer reg	gister 99H									хх	xxxx xxx
			Bit address	9F	9E	9D	9C	9B	9A	99	98		
S	SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	0000 00
S S S T/	STAT	Serial port extended state register	us BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 00
S	SP .	Stack pointer	81H									07	0000 01
	AMOD	Timer 0 and 1 auxiliary m	ode 8FH				T1M2				T0M2	00	xxx0 xxx


NXP Semiconductors

29 of 75

#### 8.19.5 Baud rate generator and selection

Each enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or its baud rate generator output (see <u>Figure 13</u>). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent Baud Rate Generator uses OSCCLK.



#### 8.19.6 Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is '1', framing errors can be made available in SCON.7 respectively. If SMOD0 is '0', SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON [7:6]) are set up when SMOD0 is '0'.

#### 8.19.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.

#### 8.19.8 Double buffering


The UART has a transmit double buffer that allows buffering of the next character to be written to SnBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).

#### 8.19.9 Transmit interrupts with double buffering enabled (Modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the TI interrupt is generated when the double buffer is ready to receive new data.

#### 8-bit microcontrollers with accelerated two-clock 80C51 core




#### 8.22 Analog comparators

Two analog comparators are provided on the P89LPC915/916/917. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one when the positive input is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes. Comparator 1 may be output to a port pin.

The overall connections to both comparators are shown in Figure 20. The comparators function to  $V_{DD}$  = 2.4 V.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.



#### 8.22.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as  $V_{ref(bq)}$ , is 1.23 V ± 10 %.

#### 8.22.2 Comparator interrupt

Each comparator has an interrupt flag contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The two comparators use one common interrupt vector. If both comparators enable interrupts, after entering the interrupt service routine, the user needs to read the flags to determine which comparator caused the interrupt.

#### 8.22.3 Comparators and power reduction modes

Either or both comparators may remain enabled when Power-down or Idle mode is activated, but both comparators are disabled automatically in Total Power-down mode.

#### 8.24 Watchdog timer

The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down-counter. The down-counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz watchdog oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 21 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few  $\mu$ s to a few seconds. Please refer to the P89LPC915/916/917 *User's Manual* for more details.




Fig 21. Watchdog timer in Watchdog mode (WDTE = 1)

#### 8.25 Additional features

#### 8.25.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

#### 8.25.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

#### 8.26 Flash program memory

#### 8.26.1 General description

The P89LPC915/916/917 flash memory provides in-circuit electrical erasure and programming. The flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any flash sector (256 bytes) or page (16 bytes). The Chip Erase operation will erase the entire program memory. ICP using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC915/916/917 flash reliably stores memory contents even after 100,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. The P89LPC915/916/917 uses V<sub>DD</sub> as the supply voltage to perform the Program/Erase algorithms.

#### 8.26.2 Features

- Programming and erase over the full operating voltage range.
- Byte erase allows code memory to be used for data storage.
- Read/Programming/Erase using ICP.
- Boot vector allows user-provided flash loader code to reside anywhere in the flash memory space, providing flexibility to the user.
- Any flash program/erase operation in 2 ms.
- Programming with industry-standard commercial programmers.
- Programmable security for the code in the flash for each sector.
- 100,000 typical erase/program cycles for each byte.
- 10 year minimum data retention.

#### 8.26.3 Flash organization

The program memory consists of eight 256-byte sectors on the P89LPC915/916/917 devices. Each sector can be further divided into 16-byte pages. In addition to sector erase, page erase, and byte erase, a 16-byte page register is included which allows from 1 to 16 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

#### 8.26.4 Using flash as data storage

The flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

#### 8.26.5 Flash programming and erasing

Two different methods of erasing or programming of the flash are available. The flash may be programmed or erased in the end-user application (IAP-Lite) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock/serial data interface. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

#### 8.28 User sector security bytes

There are eight User Sector Security Bytes on the P89LPC915/916/917. Each byte corresponds to one sector. Please see the P89LPC915/916/917 *User's Manual* for additional details.

#### 9. A/D converter

#### 9.1 General description

The P89LPC915/916/917 devices have a single 8-bit, 4-channel multiplexed analog-to-digital converter with a DAC module. A block diagram of the A/D converter is shown in <u>Figure 22</u>. The A/D consists of a 4-input multiplexer which feeds a sample-and-hold circuit providing an input signal to one of two comparator inputs. The control logic in combination with the SAR drives a digital-to-analog converter which provides the other input to the comparator. The output of the comparator is fed to the SAR.

#### 9.2 Features

- Single 8-bit, 4-channel multiplexed input, successive approximation A/D converter.
- Four A/D result registers.
- Six operating modes:
  - Fixed channel, single conversion mode.
  - Fixed channel, continuous conversion mode.
  - Auto scan, single conversion mode.
  - Auto scan, continuous conversion mode.
  - Dual channel, continuous conversion mode.
  - Single step mode.
- Three conversion start modes:
  - Timer triggered start.
  - Start immediately.
  - Edge triggered.
- **8**-bit conversion time of  $\geq$ 3.9 µs at an A/D clock of 3.3 MHz.
- Interrupt or polled operation.
- Boundary limits interrupt.
- DAC output to a port pin with high output impedance.
- Clock divider.
- Power-down mode.

## **10. Limiting values**

#### Table 14. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Parameteroperating bias ambient temperaturestorage temperature rangeHIGH-level output current per I/O pinLOW-level output current per I/O pin	Conditions	Min -55 -65 -	Max +125 +150 8	Unit °C °C mA
storage temperature range HIGH-level output current per I/O pin		65 -	+150	°C mA
HIGH-level output current per I/O pin		-	8	mA
			-	
LOW-level output current per I/O pin		_	~~	
			20	mA
maximum total I/O current		-	120	mA
voltage on any pin (except $V_{SS}$ )	with respect to V <sub>DD</sub>	-	3.5	V
total power dissipation per package	based on package heat transfer, not device power	-	1.5	W
	total power dissipation per package		transfer, not device power	

[1] The following applies to <u>Table 14</u>:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over ambient temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

8-bit microcontrollers with accelerated two-clock 80C51 core

## **12. Dynamic characteristics**

#### Table 16. Dynamic characteristics (12 MHz)

 $V_{DD}$  = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$  to +85 °C, or -40 °C to +125 °C (see <u>Table 3 on page 3</u>), unless otherwise specified.[1][2]

Symbol	Parameter	Conditions	Varia	Variable clock		f <sub>osc</sub> = 12 MHz	
			Min	Max	Min	Max	
f <sub>osc(RC)</sub>	internal RC oscillator frequency	industrial	7.189	7.557	7.189	7.557	MHz
		extended	7.004	7.741	7.004	7.741	MHz
f <sub>osc(WD)</sub>	internal watchdog oscillator frequency		320	520	320	520	kHz
f <sub>CLKLP</sub>	low power select clock frequency		0	8	-	-	MHz
Glitch filte	er						
t <sub>gr</sub>	glitch rejection time	P1.5/RST pin	-	50	-	50	ns
		any pin except P1.5/RST	-	15	-	15	ns
t <sub>sa</sub>	signal acceptance time	P1.5/RST pin	125	-	125	-	ns
		any pin except P1.5/RST	50	-	50	-	ns
External o	lock						
f <sub>osc</sub>	oscillator frequency		0	12	-	-	MHz
T <sub>cy(clk)</sub>	clock cycle time	see Figure 28	83	-	-	-	ns
t <sub>CHCX</sub>	clock HIGH time	see Figure 28	33	$T_{cy(CLK)} - t_{CLCX}$	33	-	ns
t <sub>CLCX</sub>	clock LOW time	see Figure 28	33	$T_{cy(CLK)} - t_{CHCX}$	33	-	ns
t <sub>CLCH</sub>	clock rise time	see Figure 28	-	8	-	8	ns
t <sub>CHCL</sub>	clock fall time	see Figure 28	-	8	-	8	ns
Shift regis	ster (UART mode 0)						
T <sub>XLXL</sub>	serial port clock cycle time	see Figure 27	16T <sub>cy(CLK)</sub>	-	1333	-	ns
t <sub>QVXH</sub>	output data set-up to clock rising edge time	see Figure 27	13T <sub>cy(CLK)</sub>	-	1083	-	ns
t <sub>XHQX</sub>	output data hold after clock rising edge time	see Figure 27	-	$T_{cy(CLK)}$ + 20	-	103	ns
t <sub>XHDX</sub>	input data hold after clock rising edge time	see Figure 27	-	0	-	0	ns
t <sub>XHDV</sub>	input data valid to clock rising edge time	see Figure 27	150	-	150	-	ns
SPI interfa	ace						
f <sub>SPI</sub>	SPI operating frequency						
	slave		0	CCLK/6	0	2.0	MHz
	master		-	CCLK/4	-	3.0	MHz
T <sub>SPICYC</sub>	SPI cycle time	see Figure 23, 24,					
	slave	<u>25, 26</u>	<sup>6</sup> /CCLK	-	500	-	ns
	master		<sup>4</sup> /CCLK	-	333	-	ns

#### 8-bit microcontrollers with accelerated two-clock 80C51 core

## **15. Abbreviations**

Table 21.	Acronym list		
Acronym	Description		
ADC	Analog to Digital Converter		
CPU	Central Processing Unit		
CCU	Capture/Compare Unit		
DAC	Digital to Analog Converter		
EPROM	Erasable Programmable Read-Only Memory		
EEPROM	Electrically Erasable Programmable Read-Only Memory		
EMI	ElectroMagnetic Interference		
PLL	Phase-Locked Loop		
PWM	Pulse Width Modulator		
RAM	Random Access Memory		
RC	Resistance-Capacitance		
RTC	Real-Time Clock		
SAR	Successive Approximation Register		
SFR	Special Function Register		
SPI	Serial Peripheral Interface		
UART	Universal Asynchronous Receiver/Transmitter		