

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I²C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	14
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 4x8b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc917fdh-129

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4. Ordering information

Table 2. Ordering i	information		
Type number	Package		
	Name	Description	Version
P89LPC915FDH	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
P89LPC915FN	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
P89LPC915HDH	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
P89LPC916FDH	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
P89LPC917FDH	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

4.1 Ordering options

Table 3. Ordering options ^[1]		
Type number	Temperature range	Frequency
P89LPC915FDH	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC915FN		
P89LPC916FDH		
P89LPC917FDH		
P89LPC915HDH	–40 °C to +125 °C	-

 Please contact your local NXP sales office for availability of extended temperature (-40 °C to +125 °C) versions of the P89LPC916 and P89LPC917 devices.

7.2 Pin description

Table 4.	P89LPC915 pin	description		
Symbol		Pin	Туре	Description
P0.0 to P0.	5		I/O	Port 0: Port 0 is a 6-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section 8.13.1 "Port configurations"</u> and <u>Table 15 "Static characteristics"</u> for details.
				The Keypad Interrupt feature operates with Port 0 pins.
				All pins have Schmitt triggered inputs.
				Port 0 also provides various special functions as described below:
P0.0/CMP2	2/KBI0	2	I/O	P0.0 — Port 0 bit 0.
			0	CMP2 — Comparator 2 output.
			I	KBI0 — Keyboard input 0.
P0.1/CIN2	B/KBI1/AD10	1	I/O	P0.1 — Port 0 bit 1.
			I	CIN2B — Comparator 2 positive input B.
			I	KBI1 — Keyboard input 1.
			I	AD10 — ADC1 channel 0 analog input.
P0.2/CIN2/	A/KBI2/AD11	14	I/O	P0.2 — Port 0 bit 2.
			I	CIN2A — Comparator 2 positive input A.
			I	KBI2 — Keyboard input 2.
			I	AD11 — ADC1 channel 1 analog input.
P0.3/CIN1B/KBI3/AD12		13	I/O	P0.3 — Port 0 bit 3.
			I	CIN1B — Comparator 1 positive input B.
			I	KBI3 — Keyboard input 3.
			I	AD12 — ADC1 channel 2 analog input.
P0.4/CIN1/	4/KBI4/AD13/	12	I/O	P0.4 — Port 0 bit 4.
DAC1			I	CIN1A — Comparator 1 positive input A.
			I	KBI4 — Keyboard input 4.
			I	AD13 — ADC1 channel 3 analog input.
			I	DAC1 — DAC1 analog output.
P0.5/CMPI	REF/KBI5/CLKIN	11	I/O	P0.5 — Port 0 bit 5.
			I	CMPREF — Comparator reference (negative) input.
			I	KBI5 — Keyboard input 5.
			I	CLKIN — External clock input.
P1.0 to P1	.5		I/O, I [<u>1]</u>	Port 1: Port 1 is a 6-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to Section 8.13.1 "Port configurations" and Table 15 "Static characteristics" for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt triggered inputs. Port 1 also provides various special functions as described below:
P89LPC915 916 91	17_5			© NXP B.V. 2009. All rights reserved.

NXP Semiconductors

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core

Table 4.	P89LPC915 pin c	description .	contin	ued
Symbol		Pin	Туре	Description
P1.0/TXD		9	I/O	P1.0 — Port 1 bit 0.
			0	TXD — Transmitter output for serial port.
P1.1/RXD		8	I/O	P1.1 — Port 1 bit 1.
			I	RXD — Receiver input for serial port.
P1.2/T0/SC	L	7	I/O	P1.2 — Port 1 bit 2 (open-drain when used as output).
			I/O	T0 — Timer/counter 0 external count input or overflow output (open-drain when used as output).
			I/O	SCL — I^2C serial clock input/output.
P1.3/INT0/	SDA	6	I/O	P1.3 — Port 1 bit 3 (open-drain when used as output).
			I	INT0 — External interrupt 0 input.
			I/O	SDA — I ² C serial data input/output.
P1.4/INT1		5	I	P1.4 — Port 1 bit 4.
			I	INT1 — External interrupt 1 input.
P1.5/RST		3	I	P1.5 — Port 1 bit 5 (input only).
			I	RST — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until V _{DD} has reached its specified level. When system power is removed V _{DD} will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V _{DD} falls below the minimum specified operating voltage.
V _{SS}		4	I	Ground: 0 V reference.
V_{DD}		10	I	Power supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes.

[1] Input/output for P1.0 to P1.4. Input for P1.5.

Table 5.P89LPC916 pin description

Symbol	Pin	Туре	Description
P0.0 to P0.5		I/O	Port 0: Port 0 is an 6-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <u>Section 8.13.1 "Port configurations"</u> and <u>Table 15 "Static characteristics"</u> for details.
			The Keypad Interrupt feature operates with Port 0 pins.
			All pins have Schmitt triggered inputs.
			Port 0 also provides various special functions as described below:

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core

Table 6. P89	LPC917 pin description	contin	ued
Symbol	Pin	Туре	Description
P2.2	5		Port 2: Port 2 is a single bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of this Port 2 pin as an input and output depends upon the port configuration selected. Refer to <u>Section</u> 8.13.1 "Port configurations" and <u>Table 15 "Static characteristics"</u> for details.
			This pin has a Schmitt triggered input.
V _{SS}	4	I	Ground: 0 V reference.
V _{DD}	12	I	Power supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes.

[1] Input/output for P1.0 to P1.4. Input for P1.5.

P89LPC915_916_917_5

8. Functional description

8.1 Special function registers

Remark: SFR accesses are restricted in the following ways:

- User must not attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
 - '-' Unless otherwise specified, must be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' **must** be written with '0', and will return a '0' when read.
 - '1' **must** be written with '1', and will return a '1' when read.

Table 7. P89LPC915 special function registers ...continued LPC

* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit function	ons and ad	Idresses						Rese	t value
2		addr.	MSB							LSB	Hex	Binary
n	Bit ac	dress	8F	8E	8D	8C	8B	8A	89	88		·
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00	0000 0000
TH0	Timer 0 high	8CH									00	0000 0000
TH1	Timer 1 high	8DH									00	0000 0000
TL0	Timer 0 low	8AH									00	0000 0000
TL1	Timer 1 low	8BH									00	0000 0000
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	00	0000 0000
TRIM	Internal oscillator trim register	96H	RCCLK	-	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	<u>[5] [6]</u>	
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	<u>[4] [6]</u>	
WDL	Watchdog load	C1H									FF	1111 1111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	СЗН										

[1] All ports are in input only (high-impedance) state after power-up.

[2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.

[3] The RSTSRC register reflects the cause of the P89LPC915/916/917 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx11 0000.

[4] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

[5] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.

[6] The only reset source that affects these SFRs is power-on reset.

P80

Table 8. P89LPC916 special function registers ... continued * indicates SFRs that are bit addressable. P89LPC9

¹⁵ Name	Description	SFR	SFR Bit functions and addresses							Rese	t value	
3_917_		addr.	MSB							LSB	Hex	Binary
5 FMCON	Program flash control (R	Read) E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (V	Vrite) E4H	FMCMD. 7	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
FMDATA	Program flash data	E5H									00	0000 0000
I2ADR	I ² C slave address regist	er DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
		Bit address	DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I ² C control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT	I ² C data register	DAH										
I2SCLH	Serial clock generator/S duty cycle register high	CL DDH									00	0000 0000
I2SCLL	Serial clock generator/S duty cycle register low	CL DCH									00	0000 0000
I2STAT	I ² C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 1000
		Bit address	AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	-	ET0	EX0	00	0000 0000
		Bit address	EF	EE	ED	EC	EB	EA	E9	E8		
IEN1*	Interrupt enable 1	E8H	EAD	EST	-	-	ESPI	EC	EKBI	EI2C	00[1]	00x0 0000
		Bit address	BF	BE	BD	BC	BB	BA	B 9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	-	PT0	PX0	00[1]	x000 0000
IP0H	Interrupt priority 0 high	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	-	PT0H	PX0H	00 <u>[1]</u>	x000 0000
		Bit address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	PAD	PST	-	-	PSPI	PC	PKBI	PI2C	00 <mark>[1]</mark>	00x0 0000
IP1H	Interrupt priority 1 high	F7H	PADH	PSTH	-	-	PSPIH	PCH	PKBIH	PI2CH	00 <mark>[1]</mark>	00x0 0000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 <u>[1]</u>	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 0000
[∞] ≧ KBPATN	Keypad pattern register										FF	1111 1111

NXP Semiconductors

8-bit microcontrollers with accelerated two-clock 80C51 core P89LPC915/916/917

ights reserved. 24 of 75

Product data sheet

P89LPC916 special function registers ... continued Table 8.

* indicates SFRs that are bit addressable.

Name	Description	SFR	Bit functio	ns and ad	dresses						Reset value		
2 2 0		addr.	MSB							LSB	Hex	Binary	
SSTAT	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 0000	
SP	Stack pointer	81H									07	0000 0111	
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	04	0000 0100	
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xx xxxx	
SPDAT	SPI data register	E3H									00	0000 0000	
TAMOD	Timer 0 and 1 auxiliary mode	8FH	-	-	-	-	-	-	-	T0M2	00	xxx0 xxx0	
	Bit ad	Idress	8F	8E	8D	8C	8B	8A	89	88			
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	-	-	IE0	IT0	00	0000 0000	
TH0	Timer 0 high	8CH									00	0000 0000	
TH1	Timer 1 high	8DH									00	0000 0000	
TL0	Timer 0 low	8AH									00	0000 0000	
TL1	Timer 1 low	8BH									00	0000 0000	
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	TOGATE	T0C/T	T0M1	T0M0	00	0000 0000	
TRIM	Internal oscillator trim register	96H	RCCLK	-	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	<u>[5] [6]</u>		
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	<u>[4] [6]</u>		
WDL	Watchdog load	C1H									FF	1111 1111	
WFEED1	Watchdog feed 1	C2H											
WFEED2	Watchdog feed 2	СЗН											

[1] All ports are in input only (high-impedance) state after power-up.

[2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.

[3] The RSTSRC register reflects the cause of the P89LPC915/916/917 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx11 0000.

[4] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register. [5]

[6] The only reset source that affects these SFRs is power-on reset.

P89

© NXP B.V. 2009. All rights

26 of 75 Veo NXP

Semiconductors

Table 9. P89LPC917 special function registers * indicates SFRs that are bit addressable.

5_916	Name	Description	SFR	Bit functi	Bit functions and addresses									
917_			addr.	MSB							LSB	Hex	Binary	
01		Bit ac	dress	E7	E6	E5	E4	E3	E2	E1	E0			
	ACC*	Accumulator	E0H									00	0000 0000	
	ADCON1	ADC control register 1	97H	ENBI1	ENADCI 1	TMM1	EDGE1	ADCI1	ENADC1	ADCS11	ADCS10	00	0000 0000	
	ADINS	ADC input select	A3H	ADI13	ADI12	ADI11	ADI10	-	-	-	-	00	0000 0000	
	ADMODA	ADC mode register A	C0H	BNDI1	BURST1	SCC1	SCAN1	-	-	-	-	00	0000 0000	
	ADMODB	ADC mode register B	A1H	CLK2	CLK1	CLK0	-	ENDAC1	-	BSA1	-	00	000x 0000	
	AD1BH	A/D_1 boundary high register	C4H									FF	1111 1111	
	AD1BL	A/D_1 boundary low register	BCH									00	0000 0000	
	AD1DAT0	A/D_1 data register 0	D5H									00	0000 0000	
	AD1DAT1	A/D_1 data register 1	D6H									00	0000 0000	
	AD1DAT2	A/D_1 data register 2	D7H									00	0000 0000	
	AD1DAT3	A/D_1 data register 3	F5H									00	0000 0000	
	AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	0000 00x0	
		Bit ac	dress	F7	F6	F5	F4	F3	F2	F1	F0			
	B*	B register	F0H									00	0000 0000	
	BRGR0	Baud rate generator rate low	BEH									00	0000 0000	
	BRGR1	Baud rate generator rate high	BFH									00	0000 0000	
	BRGCON	Baud rate generator control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00[2]	xxxx xx00	
	CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	-	CO1	CMF1	00[1]	xx00 0000	
	CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00[1]	xx00 0000	
	DIVM	CPU clock divide-by-M control	95H									00	0000 0000	
	DPTR	Data pointer (2 bytes)												
	DPH	Data pointer high	83H									00	0000 0000	
© NX	DPL	Data pointer low	82H									00	0000 0000	
(P B.V.	FMADRH	Program flash address high	E7H									00	0000 0000	
2009	FMADRL	Program flash address low	E6H									00	0000 0000	

. All rights reserved. 27 of 75

Table 9. P89LPC917 special function registers ... continued * indicates SFRs that are bit addressable. P89LPC9

Name	Description	SFR	Bit function	Bit functions and addresses								
		addr.	MSB							LSB	Hex	Binary
FMCON	Program flash control (R	ead) E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (W	/rite) E4H	FMCMD. 7	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD. 3	FMCMD. 2	FMCMD. 1	FMCMD. 0		
FMDATA	Program flash data	E5H									00	0000 000
I2ADR	I ² C slave address registe	er DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 000
		Bit address	DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I ² C control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x
I2DAT	I ² C data register	DAH										
I2SCLH	Serial clock generator/S0 duty cycle register high	CL DDH									00	0000 000
I2SCLL	Serial clock generator/S0 duty cycle register low	CL DCH									00	0000 000
I2STAT	I ² C status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 100
		Bit address	AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 000
		Bit address	EF	EE	ED	EC	EB	EA	E9	E8		
IEN1*	Interrupt enable 1	E8H	EAD	EST	-	-	-	EC	EKBI	EI2C	00 <mark>[1]</mark>	00x0 000
		Bit address	BF	BE	BD	BC	BB	BA	B9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00[1]	x000 000
IP0H	Interrupt priority 0 high	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[1]	x000 000
		Bit address	FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	PAD	PST	-	-	-	PC	PKBI	PI2C	00 <mark>[1]</mark>	00x0 000
IP1H	Interrupt priority 1 high	F7H	PADH	PSTH	-	-	-	PCH	PKBIH	PI2CH	00 <mark>[1]</mark>	00x0 000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 <u>[1]</u>	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 000
KBPATN	Keypad pattern register										FF	1111 111

NXP Semiconductors

8-bit microcontrollers with accelerated two-clock 80C51 core P89LPC915/916/917

ights reserved. 28 of 75

NXP Semiconductors

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core



Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: Brownout detect, watchdog timer, comparators (note that comparators can be powered down separately), and RTC/system timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.

8.15.3 Total Power-down mode

This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock **and** the RTC is enabled. If the internal RC oscillator is used to clock the RTC during power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the RTC running during power-down.

8.16 Reset

The P1.5/RST pin can function as either an active-LOW reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to '1', enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

Remark: During a power-up sequence, the RPE selection is overridden and this pin always functions as a reset input. **An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset.** After power-up this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1);
- Power-on detect;
- Brownout detect;
- Watchdog timer;
- Software reset;
- UART break character detect reset.

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a '0' to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

8.17 Timers/counters 0 and 1

The P89LPC915/916/917 have two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

The clock source for this counter can be either the CPU clock (CCLK) or the external clock input, provided that the external clock input is not being used as the CPU clock. If the external clock input is used as the CPU clock, then the RTC will use CCLK as its clock source. Only power-on reset will reset the RTC and its associated SFRs to the default state.

8.19 UART

The P89LPC915/916/917 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC915/916/917 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in 4 modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.

8.19.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at $\frac{1}{16}$ of the CPU clock frequency.

8.19.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8_n in Special Function Register SnCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in <u>Section</u> <u>8.19.5 "Baud rate generator and selection"</u>).

8.19.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of '0' or '1'. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is not saved. The baud rate is programmable to either $1/_{16}$ or $1/_{32}$ of the CPU clock frequency, as determined by the SMOD1 bit in PCON. The SMOD1 bit controls the Timer 1 output rate available to the UART.

8.19.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 8.19.5 "Baud rate generator and selection").

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core



8.24 Watchdog timer

The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down-counter. The down-counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz watchdog oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 21 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few μ s to a few seconds. Please refer to the P89LPC915/916/917 *User's Manual* for more details.



Fig 21. Watchdog timer in Watchdog mode (WDTE = 1)

8.25 Additional features

8.25.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

8.25.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

8.28 User sector security bytes

There are eight User Sector Security Bytes on the P89LPC915/916/917. Each byte corresponds to one sector. Please see the P89LPC915/916/917 *User's Manual* for additional details.

9. A/D converter

9.1 General description

The P89LPC915/916/917 devices have a single 8-bit, 4-channel multiplexed analog-to-digital converter with a DAC module. A block diagram of the A/D converter is shown in Figure 22. The A/D consists of a 4-input multiplexer which feeds a sample-and-hold circuit providing an input signal to one of two comparator inputs. The control logic in combination with the SAR drives a digital-to-analog converter which provides the other input to the comparator. The output of the comparator is fed to the SAR.

9.2 Features

- Single 8-bit, 4-channel multiplexed input, successive approximation A/D converter.
- Four A/D result registers.
- Six operating modes:
 - Fixed channel, single conversion mode.
 - Fixed channel, continuous conversion mode.
 - Auto scan, single conversion mode.
 - Auto scan, continuous conversion mode.
 - Dual channel, continuous conversion mode.
 - Single step mode.
- Three conversion start modes:
 - Timer triggered start.
 - Start immediately.
 - Edge triggered.
- **8**-bit conversion time of \geq 3.9 µs at an A/D clock of 3.3 MHz.
- Interrupt or polled operation.
- Boundary limits interrupt.
- DAC output to a port pin with high output impedance.
- Clock divider.
- Power-down mode.

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core



9.3 Block diagram

9.4 A/D operating modes

9.4.1 Fixed channel, single conversion mode

A single input channel can be selected for conversion. A single conversion will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after the conversion completes.

9.4.2 Fixed channel, continuous conversion mode

A single input channel can be selected for continuous conversion. The results of the conversions will be sequentially placed in the four result registers. An interrupt, if enabled, will be generated after every four conversions. Additional conversion results will again cycle through the four result registers, overwriting the previous results. Continuous conversions continue until terminated by the user.

9.4.3 Auto scan, single conversion mode

Any combination of the four input channels can be selected for conversion. A single conversion of each selected input will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after all selected channels have been converted. If only a single channel is selected this is equivalent to single channel, single conversion mode.

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core

Table 15. Static characteristics ...continued

V_{DD} = 2.4 V to 3.6 V unless otherwise specified.

 $T_{amb} = -40 \degree C$ to $+85 \degree C$, or $-40 \degree C$ to $+125 \degree C$ (see Table 3 on page 3), unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
I _{LI}	input leakage current	$V_I = V_{IL}$, V_{IH} or $V_{th(HL)}$	<u>[8]</u>	-	±10	μΑ
I _{TL}	logical 1-to-0 transition current, all ports	V_{I} = 1.5 V at V_{DD} = 3.6 V	<u>[9]</u> –30	-	-450	μΑ
R _{RST(int)}	internal pull-up resistance on pin RST		10	-	30	kΩ
V _{bo}	brownout trip voltage	2.4 V < V _{DD} < 3.6 V; with BOV = 1, BOPD = 0	2.40	-	2.70	V
V _{ref(bg)}	band gap reference voltage		1.11	1.23	1.34	V
TC_{bg}	band gap temperature coefficient		-	10	20	ppm/°C

[1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.

[2] The I_{DD(oper)}, I_{DD(idle)}, and I_{DD(pd)} specifications are measured using an external clock with the following functions disabled: comparators, real-time clock, and watchdog timer.

[3] The I_{DD(tpd)} specification is measured using an external clock with the following functions disabled: comparators, real-time clock, brownout detect, and watchdog timer.

- [4] See Section 10 "Limiting values" for steady state (non-transient) limits on I_{OL} or I_{OH} . If I_{OL}/I_{OH} exceeds the test condition, V_{OL}/V_{OH} may exceed the related specification.
- [5] This specification can be applied to pins which have A/D input or analog comparator input functions when the pin is not being used for those analog functions. When the pin is being used as an analog input pin, the maximum voltage on the pin must be limited to 4.0 V with respect to V_{SS}.
- [6] Pin capacitance is characterized but not tested.
- [7] Measured with port in quasi-bidirectional mode.
- [8] Measured with port in high-impedance mode.
- [9] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when V_I is approximately 2 V.

NXP Semiconductors

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core





P89LPC915_916_917_5

13. Other characteristics

13.1 Comparator electrical characteristics

Table 19. Comparator electrical characteristics

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 $T_{amb} = -40 \degree C$ to $+85 \degree C$, or $-40 \degree C$ to $+125 \degree C$ (see Table 3 on page 3), unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IO}	input offset voltage		-	-	±20	mV
V _{IC}	common mode input voltage		0	-	$V_{DD} - 0.3$	V
CMRR	common mode rejection ratio		<u>[1]</u> _	-	-50	dB
t _{res(tot)}	total response time		-	250	500	ns
t _(CE-OV)	chip enable to output valid time		-	-	10	μs
I _{LI}	input leakage current	$0 < V_{I} < V_{DD}$	-	-	±10	μΑ

[1] This parameter is characterized, but not tested in production.

13.2 ADC electrical characteristics

Table 20. ADC electrical characteristics

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 $T_{amb} = -40 \degree C$ to +85 °C, or -40 °C to +125 °C (see <u>Table 3 on page 3</u>), unless otherwise specified. All limits valid for an external source impedance of less than 10 k Ω .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IA}	analog input voltage		$V_{SS} - 0.2$	-	$V_{SS} + 0.2$	V
C _{ia}	analog input capacitance		-	-	15	pF
E _D	differential linearity error		-	-	±1	LSB
E _{L(adj)}	integral non-linearity		-	-	±1	LSB
Eo	offset error		-	-	±2	LSB
E _G	gain error		-	-	±1	%
E _{u(tot)}	total unadjusted error		-	-	±2	LSB
M _{CTC}	channel-to-channel matching		-	-	±1	LSB
$\alpha_{ct(port)}$	crosstalk between port inputs	0 kHz to 100 kHz	-	-	-60	dB
SR _{in}	input slew rate		-	-	100	V/ms
T _{cy(ADC)}	ADC clock cycle		111	-	2000	ns
t _{ADC}	conversion time	A/D enabled	-	-	13T _{cv(ADC)}	ns