

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MIPS32
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	·
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	·
Ethernet	10/100Mbps (1)
SATA	-
USB	·
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	256-LBGA
Supplier Device Package	256-CABGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32h435-300bcgi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Description Table

The following table lists the functions of the pins provided on the RC32435. Some of the functions listed may be multiplexed onto the same pin.

The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.

Signal	Туре	Name/Description
Memory and Perip	heral Bus	·
BDIRN	0	External Buffer Direction . Controls the direction of the external data bus buffer for the memory and peripheral bus. If the RC32435 memory and peripheral bus is connected to the A side of a transceiver, such as an IDT74FCT245, then this pin may be directly connected to the direction control (e.g., BDIR) pin of the transceiver.
BOEN	0	External Buffer Enable . This signal provides an output enable control for an external buffer on the memory and peripheral data bus.
WEN	0	Write Enables. This signal is the memory and peripheral bus write enable signal.
CSN[3:0]	0	Chip Selects. These signals are used to select an external device on the memory and peripheral bus.
MADDR[21:0]	0	Address Bus. 22-bit memory and peripheral bus address bus. MADDR[25:22] are available as GPIO alternate functions.
MDATA[7:0]	I/O	Data Bus. 8-bit memory and peripheral data bus. During a cold reset, these pins function as inputs that are used to load the boot configuration vector.
OEN	0	Output Enable . This signal is asserted when data should be driven by an external device on the memory and peripheral bus.
RWN	0	Read Write . This signal indicates whether the transaction on the memory and peripheral bus is a read transaction or a write transaction. A high level indicates a read from an external device. A low level indicates a write to an external device.
WAITACKN	Ι	Wait or Transfer Acknowledge. When configured as wait, this signal is asserted during a memory and peripheral bus transaction to extend the bus cycle. When configured as a transfer acknowledge, this signal is asserted during a transaction to signal the completion of the transaction.
DDR Bus		
DDRADDR[13:0]	0	DDR Address Bus. 14-bit multiplexed DDR address bus. This bus is used to transfer the addresses to the DDR devices.
DDRBA[1:0]	0	DDR Bank Address. These signals are used to transfer the bank address to the DDRs.
DDRCASN	0	DDR Column Address Strobe. This signal is asserted during DDR transactions.
DDRCKE	0	DDR Clock Enable. The DDR clock enable signal is asserted during normal DDR operation. This signal is negated following a cold reset or during a power down operation.
DDRCKN	0	DDR Negative DDR clock. This signal is the negative clock of the differential DDR clock pair.

Table 1 Pin Description (Part 1 of 6)

Signal	Туре	Name/Description
DDRCKP	0	DDR Positive DDR clock. This signal is the positive clock of the differential DDR clock pair.
DDRCSN	0	DDR Chip Selects. This active low signal is used to select DDR device(s) on the DDR bus.
DDRDATA[15:0]	I/O	DDR Data Bus. 16-bit DDR data bus is used to transfer data between the RC32435 and the DDR devices. Data is transferred on both edges of the clock.
DDRDM[1:0]	0	DDR Data Write Enables. Byte data write enables are used to enable specific byte lanes during DDR writes. DDRDM[0] corresponds to DDRDATA[7:0] DDRDM[1] corresponds to DDRDATA[15:8]
DDRDQS[1:0]	I/O	DDR Data Strobes. DDR byte data strobes are used to clock data between DDR devices and the RC32435. These strobes are inputs during DDR reads and outputs during DDR writes. DDRDQS[0] corresponds to DDRDATA[7:0] DDRDQS[1] corresponds to DDRDATA[15:8]
DDRRASN	0	DDR Row Address Strobe. The DDR row address strobe is asserted during DDR transactions.
DDRVREF	I	DDR Voltage Reference. SSTL_2 DDR voltage reference is generated by an external source.
DDRWEN	0	DDR Write Enable . DDR write enable is asserted during DDR write transac- tions.
PCI Bus		
PCIAD[31:0]	I/O	PCI Multiplexed Address/Data Bus . Address is driven by a bus master during initial PCIFRAMEN assertion. Data is then driven by the bus master during writes or by the bus target during reads.
PCICBEN[3:0]	I/O	PCI Multiplexed Command/Byte Enable Bus . PCI commands are driven by the bus master during the initial PCIFRAMEN assertion. Byte enable signals are driven by the bus master during subsequent data phase(s).
PCICLK	I	PCI Clock. Clock used for all PCI bus transactions.
PCIDEVSELN	I/O	PCI Device Select . This signal is driven by a bus target to indicate that the target has decoded the address as one of its own address spaces.
PCIFRAMEN	I/O	PCI Frame . Driven by a bus master. Assertion indicates the beginning of a bus transaction. Negation indicates the last data.
PCIGNTN[3:0]	I/O	PCI Bus Grant. In PCI host mode with internal arbiter: The assertion of these signals indicates to the agent that the internal RC32435 arbiter has granted the agent access to the PCI bus. In PCI host mode with external arbiter: PCIGNTN[0]: asserted by an external arbiter to indicate to the RC32435 that access to the PCI bus has been granted. PCIGNTN[3:1]: unused and driven high. In PCI satellite mode: PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the RC32435 that access to the PCI bus has been granted. PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the RC32435 that access to the PCI bus has been granted. PCIGNTN[3:1]: unused and driven high.
PCIIRDYN	I/O	PCI Initiator Ready. Driven by the bus master to indicate that the current datum can complete.

Table 1 Pin Description (Part 2 of 6)

Signal	Туре	Name/Description
GPIO[4]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: MADDR[22] Alternate function: Memory and peripheral bus address.
GPIO[5]	1/0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: MADDR[23] Alternate function: Memory and peripheral bus address.
GPIO[6]	1/0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: MADDR[24] Alternate function: Memory and peripheral bus address. The value of this pin may be used as a counter timer clock input (see Counter Timer Clock Select Register in Chapter 14, Counter/Timers, of the RC32435 User Manual).
GPIO[7]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: MADDR[25] Alternate function: Memory and peripheral bus address. The value of this pin may be used as a counter timer clock input (see Counter Timer Clock Select Register in Chapter 14, Counter/Timers, of the RC32435 User Manual).
GPIO[8]	1/0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: CPU Alternate function: CPU or DMA debug output pin.
GPIO[9]	1/0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PCIREQN[4] Alternate function: PCI Request 4.
GPIO[10]	1/0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PCIGNTN[4] Alternate function: PCI Grant 4.
GPIO[11]	1/0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PCIREQN[5] Alternate function: PCI Request 5.
GPIO[12]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PCIGNTN[5] Alternate function: PCI Grant 5.
GPIO[13]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PCIMUINTN Alternate function: PCI Messaging unit interrupt output.
SPI Interface		-
SCK	I/O	Serial Clock. This signal is used as the serial clock output. This pin may be used as a bit input/output port.

Table 1 Pin Description (Part 4 of 6)

Function	Pin Name	Туре	Buffer	І/О Туре	Internal Resistor	Notes ¹
Serial Peripheral	SCK	I/O	LVTTL	High Drive	pull-up	pull-up on board
Interface	SDI	I/O	LVTTL	High Drive	pull-up	pull-up on board
	SDO	I/O	LVTTL	High Drive	pull-up	pull-up on board
I ² C-Bus Interface	SCL	I/O	LVTTL	Low Drive/STI		pull-up on board ²
	SDA	I/O	LVTTL	Low Drive/STI		pull-up on board ²
Ethernet Interfaces	MIICL	I	LVTTL	STI	pull-down	
	MIICRS	I	LVTTL	STI	pull-down	
	MIIRXCLK	I	LVTTL	STI	pull-up	
	MIIRXD[3:0]	I	LVTTL	STI	pull-up	
	MIIRXDV	I	LVTTL	STI	pull-down	
	MIIRXER	I	LVTTL	STI	pull-down	
	MIITXCLK	I	LVTTL	STI	pull-up	
	MIITXD[3:0]	0	LVTTL	Low Drive		
	MIITXENP	0	LVTTL	Low Drive		
	MIITXER	0	LVTTL	Low Drive		
	MIIMDC	0	LVTTL	Low Drive		
	MIIMDIO	I/O	LVTTL	Low Drive	pull-up	
EJTAG / JTAG	JTAG_TMS	I	LVTTL	STI	pull-up	
	EJTAG_TMS	I	LVTTL	STI	pull-up	
	JTAG_TRST_N	I	LVTTL	STI	pull-up	
	JTAG_TCK	I	LVTTL	STI	pull-up	
	JTAG_TDO	0	LVTTL	Low Drive		
	JTAG_TDI	I	LVTTL	STI	pull-up	
System	CLK	I	LVTTL	STI		
	EXTBCV		LVTTL	STI	pull-down	
	EXTCLK	0	LVTTL	High Drive		
	COLDRSTN	I	LVTTL	STI		
	RSTN	I/O	LVTTL	Low Drive / STI	pull-up	pull-up on board

Table 2 Pin Characteristics (Part 2 of 2)

^{1.} External pull-up required in most system applications. Some applications may require additional pull-ups not identified in this table.

^{2.} Use a 2.2K pull-up resistor for I2C pins.

Signal	Name/Description
MADDR[11]	Disable Watchdog Timer . When this bit is set, the watchdog timer is disabled follow- ing a cold reset. 0x0 - Watchdog timer enabled 0x1 - Watchdog timer disabled
MADDR[13:12]	Reserved. These pins must be driven low during boot configuration.
MADDR[15:14]	Reserved. Must be set to zero.

 Table 3 Boot Configuration Encoding (Part 2 of 2)

AC Timing Definitions

Below are examples of the AC timing characteristics used throughout this document.




Figure 2 AC Timing Definitions Waveform

Symbol	Definition
Tper	Clock period.
Tlow	Clock low. Amount of time the clock is low in one clock period.
Thigh	Clock high. Amount of time the clock is high in one clock period.
Trise	Rise time. Low to high transition time.
Tfall	Fall time. High to low transition time.
Tjitter	Jitter. Amount of time the reference clock (or signal) edge can vary on either the rising or falling edges.
Tdo	Data out. Amount of time after the reference clock edge that the output will become valid. The minimum time represents the data output hold. The maximum time represents the earliest time the designer can use the data.
Tzd	Z state to data valid. Amount of time after the reference clock edge that the tri-stated output takes to become valid.
Tdz	Data valid to Z state. Amount of time after the reference clock edge that the valid output takes to become tri-stated.
Tsu	Input set-up. Amount of time before the reference clock edge that the input must be valid.
Thld	Input hold. Amount of time after the reference clock edge that the input must remain valid.
Трw	Pulse width. Amount of time the input or output is active for asynchronous signals.
Tslew	Slew rate. The rise or fall rate for a signal to go from a high to low, or low to high.
X(clock)	Timing value. This notation represents a value of 'X' multiplied by the clock time period of the specified clock. Using 5(CLK) as an example: $X = 5$ and the oscillator clock (CLK) = 25MHz, then the timing value is 200.
Tskew	Skew. The amount of time two signal edges deviate from one another.

 Table 4 AC Timing Definitions

System Clock Parameters

(Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 15 and 16.)

Parameter	Symbol	Reference		MHz	300	MHz	350	MHz	400	MHz	Units	Timing Diagram
Faranteter	Symbol	Edge	Min	Мах	Min	Max	Min	Max	Min	Max	Onits	Reference
PCLK ¹	Frequency	none	200	266	200	300	200	350	200	400	MHz	See Figure 3.
	Tper		3.8	5.0	3.3	5.0	2.85	5.0	2.5	5.0	ns	
ICLK ^{2,3,4}	Frequency	none	100	133	100	150	100	175	100	200	MHz	
	Tper		7.5	10.0	6.7	10.0	5.7	10.0	5.0	10.0	ns	
CLK ⁵	Frequency	none	25	125	25	125	25	125	25	125	MHz	
	Tper_5a		8.0	40.0	8.0	40.0	8.0	40.0	8.0	40.0	ns	
	Thigh_5a, Tlow_5a		40	60	40	60	40	60	40	60	% of Tper_5a	
	Trise_5a, Tfall_5a		_	3.0	_	3.0	_	3.0	_	3.0	ns	
	Tjitter_5a		_	0.1		0.1	—	0.1	—	0.1	ns	

Table 5 Clock Parameters

^{1.} The CPU pipeline clock (PCLK) speed is selected during cold reset by the boot configuration vector (see Table 3). Refer to Chapter 3, Clocking and Initialization, in the RC32435 User Reference Manual for the allowable frequency ranges of CLK and PCLK.

^{2.} ICLK is the internal IPBus clock. It is always equal to PCLK divided by 2. This clock cannot be sampled externally.

^{3.} The ethernet clock (MIIxRXCLK and MIIxTXCLK) frequency must be equal to or less than 1/2 ICLK (MIIxRXCLK and MIIxTXCLK <= 1/2(ICLK)).

^{4.} PCICLK must be equal to or less than two times ICLK (PCICLK <= 2(ICLK)) with a maximum PCICLK of 66 MHz.

^{5.} The input clock (CLK) is input from the external oscillator to the internal PLL.




Figure 3 Clock Parameters Waveform

AC Timing Characteristics

(Values given below are based on systems running at recommended operating temperatures and supply voltages, shown in Tables 15 and 16.)

Signal	Symbol	Reference	266	MHz	300	MHz	350	MHz	400	MHz	Unit	Condi-	Timing Diagram
Signal	Зуппрог	Edge	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	tions	Reference
Reset													
COLDRSTN ¹	Tpw_6a ²	none	OSC	_	OSC	—	OSC	—	OSC	—	ms	Cold reset	See Figures 4
	Trise_6a	none		5.0	_	5.0	—	5.0	_	5.0	ns	Cold reset	and 5.
RSTN ³ (input)	Tpw_6b ²	none	2(CLK)	_	2(CLK)	_	2(CLK)	_	2(CLK)	_	ns	Warm reset	
RSTN ³ (output)	Tdo_6c	COLDRSTN falling	_	15.0	_	15.0	—	15.0	—	15.0	ns	Cold reset	
MADDR[15:0] (boot vector)	Tdz_6d ²	COLDRSTN falling	_	30.0	_	30.0	_	30.0	_	30.0	ns	Cold reset	
	Tdz_6d ²	RSTN falling		5(CLK)	_	5(CLK)	—	5(CLK)	_	5(CLK)	ns	Warm reset	
	Tzd_6d ²	RSTN rising	2(CLK)	-	2(CLK)		2(CLK)	_	2(CLK)	_	ns	Warm reset	

Table 6 Reset and System AC Timing Characteristics

 $^{\rm 1.}$ The COLDRSTN minimum pulse width is the oscillator stabilization time (OSC) with V $_{\rm CC}$ stable.

^{2.} The values for this symbol were determined by calculation, not by testing.

^{3.} RSTN is a bidirectional signal. It is treated as an asynchronous input.




Figure 4 COLD Reset Operation with External Boot Configuration Vector AC Timing Waveform

Note: For a diagram showing the COLD Reset Operation with Internal Boot Configuration Vector, see Figure 3.6 in the RC32435 User Reference Manual.

Cignol	Cumpheal	Reference	266	MHz	300	MHz	350	MHz	400	MHz	1.1	Condi-	Timing
Signal	Symbol	Edge	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit	tions	Diagram Reference
PCI ¹							•		•				·
PCICLK ²	Tper_10a	none	15.0	30.0	15.0	30.0	15.0	30.0	15.0	30.0	ns	66 MHz PCI	See Figure 11.
	Thigh_10a, Tlow_10a		6.0	_	6.0	_	6.0		6.0	_	ns		
	Tslew_10a		1.5	4.0	1.5	4.0	1.5	4.0	1.5	4.0	V/ns		
PCIAD[31:0],	Tsu_10b	PCICLK rising	3.0	—	3.0	—	3.0		3.0	—	ns		
PCIBEN[3:0], PCIDEVSELN,	Thld_10b	1	0	—	0	—	0		0	—	ns		
PCIFRA-	Tdo_10b		2.0	6.0	2.0	6.0	2.0	6.0	2.0	6.0	ns		
MEN,PCIIR- DYN,	Tdz_10b ³		—	14.0	—	14.0	—	14.0	—	14.0	ns		
PCILOCKN, PCIPAR, PCI- PERRN, PCIS- TOPN, PCITRDY	Tzd_10b ³		2.0	_	2.0	_	2.0	_	2.0	_	ns		
PCIGNTN[3:0],	Tsu_10c	PCICLK rising	5.0	_	5.0	-	5.0	_	5.0	_	ns		
PCIREQN[3:0]	Thld_10c		0	_	0	_	0	_	0	_	ns		
	Tdo_10c		2.0	6.0	2.0	6.0	2.0	6.0	2.0	6.0	ns		
PCIRSTN (out- put) ⁴	Tpw_10d ³	None	4000 (CLK)	_	4000 (CLK)	—	4000 (CLK)	_	4000 (CLK)	—	ns		See Figures 15 and 16
PCIRSTN	Tpw_10e ³	None	2(CLK)	—	2(CLK)	—	2(CLK)	_	2(CLK)	—	ns		
(input) ^{4,5}	Tdz_10e ³	PCIRSTN falling	6(CLK)	_	6(CLK)	_	6(CLK)	_	6(CLK)	_	ns		
PCISERRN ⁶	Tsu_10f	PCICLK rising	3.0	_	3.0	_	3.0	_	3.0	_	ns		See Figure 11
	Thld_10f		0	_	0	_	0	_	0	_	ns		1
	Tdo_10f		2.0	6.0	2.0	6.0	2.0	6.0	2.0	6.0	ns		1
PCIMUINTN ⁶	Tdo_10g	PCICLK rising	4.7	11.1	4.7	11.1	4.7	11.1	4.7	11.1	ns	l l	

Table 10 PCI AC Timing Characteristics

 $^{1\cdot}$ This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2.

^{2.} PCICLK must be equal to or less than two times ICLK (PCICLK <= 2(ICLK)) with a maximum PCICLK of 66 MHz.

 $^{\mbox{3.}}$ The values for this symbol were determined by calculation, not by testing.

 $^{\rm 4.}$ PCIRSTN is an output in host mode and an input in satellite mode.

^{5.} To meet the PCI delay specification from reset asserted to outputs floating, the PCI reset should be logically combined with the COLDRSTN input, instead of input on PCIRSTN.

^{6.} PCISERRN and PCIMUINTN use open collector I/O types.

Signal	Sumbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Upit	Conditions	Timing
	Symbol		Min	Мах	Min	Max	Min	Max	Min	Max	Unit	Conditions	s Diagram Reference
Start or repeated start	Tsu_12c	SDA falling	0.6	—	0.6	—	0.6	_	0.6	_	μs	400 KHz	See Figure 14.
condition	Thld_12c		0.6	—	0.6	_	0.6	_	0.6	_	μs		
Stop condition	Tsu_12d	SDA rising	0.6	—	0.6	—	0.6	_	0.6	_	μs		
Bus free time between a stop and start condi- tion	Tdelay_12e		1.3	—	1.3	_	1.3	_	1.3	_	μs		

Table 11 I²C AC Timing Characteristics (Part 2 of 2)

 $^{1\cdot}$ For more information, see the I^2C-Bus specification by Philips Semiconductor.




Figure 14 I2C AC Timing Waveform

Signal	Symbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Unit	Condi-	Timing Diagram
	Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Onit	tions	Reference
GPIO													
GPIO[13:0]	Tpw_13b ¹	None	2(ICLK)	—	2(ICLK)	_	2(ICLK)	_	2(ICLK)	_	ns		See Figure 15.

Table 12 GPIO AC Timing Characteristics

^{1.} The values for this symbol were determined by calculation, not by testing.




Figure 15 GPIO AC Timing Waveform




Figure 19 JTAG AC Timing Waveform

The IEEE 1149.1 specification requires that the JTAG and EJTAG TAP controllers be reset at power-up whether or not the interfaces are used for a boundary scan or a probe. Reset can occur through a pull-down resistor on JTAG_TRST_N if the probe is not connected. However, on-chip pull-up resistors are implemented on the RC32435 due to an IEEE 1149.1 requirement. Having on-chip pull-up and external pull-down resistors for the JTAG_TRST_N signal requires special care in the design to ensure that a valid logical level is provided to JTAG_TRST_N, such as using a small external pull-down resistor to ensure this level overrides the on-chip pull-up. An alternative is to use an active power-up reset circuit for JTAG_TRST_N, which drives JTAG_TRST_N low only at power-up and then holds JTAG_TRST_N high afterwards with a pull-up resistor.

Figure 20 shows the electrical connection of the EJTAG probe target system connector.




Figure 20 Target System Electrical EJTAG Connection

Recommended Operating Supply Voltages

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V _{ss}	Common ground	0	0	0	V
V _{ss} PLL	PLL ground				
V _{cc} I/O	I/O supply except for SSTL_2 ¹	3.135	3.3	3.465	V
V _{cc} SI/O (DDR)	I/O supply for SSTL_2 ¹	2.375	2.5	2.625	V
V _{cc} PLL	PLL supply (digital)	1.1	1.2	1.3	V
V _{cc} APLL	PLL supply (analog)	3.135	3.3	3.465	V
V _{cc} Core	Internal logic supply	1.1	1.2	1.3	V
DDRVREF ²	SSTL_2 input reference voltage	0.5(VccSI/O)	0.5(VccSI/O)	0.5(VccSI/O)	V
V _{TT} ³	SSTL_2 termination voltage	DDRVREF - 0.04	DDRVREF	DDRVREF + 0.04	V

Table 15 RC32435 Operating Voltages

 $^{\rm 1.}\,{\rm SSTL}_2$ I/Os are used to connect to DDR SDRAM.

 2 Peak-to-peak AC noise on DDRVREF may not exceed \pm 2% DDRVREF (DC).

 $^{3.}$ V_{TT} of the SSTL_2 transmitting device must track DDRVREF of the receiving device.

Recommended Operating Temperatures

Grade	Temperature
Commercial	0°C to +70°C Ambient
Industrial	-40°C to +85°C Ambient

Table 16 RC32435 Operating Temperatures

Capacitive Load Deration

Refer to the 79RC32435 IBIS Model on the IDT web site (www.idt.com).

Absolute Maximum Ratings

Symbol	Parameter	Min ¹	Max ¹	Unit
V _{cc} I/O	I/O supply except for SSTL_2 ²	-0.6	4.0	V
V _{CC} SI/O (DDR)	I/O supply for SSTL_2 ²	-0.6	4.0	V
V _{cc} Core	Core Supply Voltage	-0.6	2.0	V
V _{CC} PLL	PLL supply (digital)	-0.6	2.0	V
V _{CC} APLL	PLL supply (analog)	-0.6	4.0	V
VinI/O	I/O Input Voltage except for SSTL_2	-0.6	V _{cc} I/O+ 0.5	V
VinSI/O	I/O Input Voltage for SSTL_2	-0.6	V _{cc} SI/O+ 0.5	V
T _a Industrial	Ambient Operating Temperature	-40	+85	°C
T _a Commercial	Ambient Operating Temperature	0	+70	°C
Ts	Storage Temperature	-40	+125	°C

Table 19 Absolute Maximum Ratings

^{1.} Functional and tested operating conditions are given in Table 15. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

^{2.} SSTL_2 I/Os are used to connect to DDR SDRAM.

Package Pin-out — 256-BGA Signal Pinout for the RC32435

The following table lists the pin numbers, signal names, and number of alternate functions for the RC32435 device. Signal names ending with an "_n" or "n" are active when low.

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
A1	RWN		E1	MIRXD[3]		J1	GPIO[3]	1	N1	PCIAD[29]	
A2	OEN		E2	MIRXD[2]		J2	JTAG_TCK		N2	PCIAD[28]	
A3	CSN[2]		E3	MIITXD[0]		J3	GPIO[2]	1	N3	PCIAD[30]	
A4	CSN[0]		E4	MIITXD[1]		J4	EJTAG_TMS		N4	PCIAD[18]	
A5	MADDR[10]		E5	V _{cc} I/0		J5	V _{cc} CORE		N5	PCIREQN[1]	
A6	MDATA[6]		E6	V _{cc} I/0		J6	V _{ss}		N6	PCIREQN[2]	
A7	GPIO[7]	1	E7	V _{cc} I/0		J7	V _{ss}		N7	PCIIRDYN	
A8	GPIO[4]	1	E8	V _{cc} CORE		J8	V _{ss}		N8	PCILOCKN	
A9	MADDR[16]		E9	V _{cc} CORE		J9	V _{ss}		N9	PCIPERRN	
A10	MADDR[13]		E10	V _{cc} I/0		J10	V _{ss}		N10	PCIAD[15]	
A11	V _{ss} PLL		E11	V _{cc} DDR		J11	V _{cc} CORE		N11	PCIAD[11]	
A12	JTAG_TDI		E12	V _{cc} DDR		J12	V _{cc} CORE		N12	PCICBEN[0]	
A13	MADDR[9]		E13	DDRDATA[6]		J13	DDRCKN		N13	DDRADDR[5]	
A14	MADDR[7]		E14	DDRDATA[5]		J14	DDRVREF		N14	DDRADDR[4]	
A15	MADDR[5]		E15	DDRADDR[13]		J15	DDRCKP		N15	DDRADDR[3]	
A16	MADDR[2]		E16	DDRDATA[4]		J16	DDRDQS[0]		N16	DDRBA[0]	
B1	BOEN		F1	MIITXD[2]		K1	JTG_TDO		P1	PCIAD[27]	
B2	RSTN		F2	MIIRXCLK		K2	SCK		P2	PCIAD[26]	
B3	CSN[3]		F3	MIITXD[3]		K3	Reserved		P3	GPIO[10]	1
B4	CSN[1]		F4	MIITXENP		K4	SDO		P4	PCIAD[20]	
B5	MADDR[11]		F5	V _{cc} I/0		K5	V _{cc} I/0		P5	PCIREQN[3]	
B6	MDATA[1]		F6	V _{ss}		K6	V _{cc} I/0		P6	PCIREQN[0]	
B7	MDATA[4]		F7	V _{ss}		K7	V _{ss}		P7	PCIFRAMEN	
B8	GPIO[5]	1	F8	V _{ss}		K8	V _{ss}		P8	PCISTOPN	
B9	MADDR[17]		F9	V _{cc} CORE		K9	V _{ss}		P9	PCISERRN	
B10	MADDR[12]		F10	V _{ss}		K10	V _{ss}		P10	PCIAD[14]	
B11	V _{cc} PLL		F11	V _{ss}		K11	V _{ss}		P11	PCIAD[10]	
B12	V _{ss} APLL		F12	V _{cc} DDR		K12	V _{cc} DDR		P12	PCIAD[7]	
B13	MADDR[8]		F13	DDRDATA[9]		K13	DDRCKE		P13	PCIAD[4]	
B14	MADDR[6]		F14	DDRDATA[8]		K14	DDRADDR[11]		P14	DDRADDR[0]	
B15	MADDR[3]		F15	DDRDM[0]		K15	DDRADDR[10]		P15	DDRADDR[2]	1
B16	MADDR[1]		F16	DDRDATA[7]		K16	DDRADDR[12]		P16	DDRCSN	1
C1	EXTCLK		G1	MIIRXDV		L1	SDA		R1	PCIAD[25]	

Table 20 RC32435 Pinout (Part 1 of 2)

RC32435 Alternate Signal Functions

Pin	GPIO	Alternate	Pin	GPIO	Alternate
A7	GPIO[7]	MADDR[25]	J3	GPIO[2]	UORTSN
A8	GPIO[4]	MADDR[22]	L3	GPIO[8]	CPU
B8	GPIO[5]	MADDR[23]	M1	GPIO[12]	PCIGNTN[5]
C7	GPIO[6]	MADDR[24]	M3	GPIO[11]	PCIREQN[5]
H3	GPIO[0]	U0SOUT	M4	GPIO[9]	PCIREQN[4]
H4	GPIO[1]	UOSINP	P3	GPIO[10]	PCIGNTN[4]
J1	GPIO[3]	UOCTSN	T2	GPIO[13]	PCIMUINTN

Table 21 RC32435 Alternate Signal Functions

RC32435 Power Pins

V _{cc} I/O	V _{cc} DDR	V _{cc} Core	V _{cc} PLL	V _{CC} APLL
E5	E11	E8	B11	C12
E6	E12	E9		
E7	F12	F9		
E10	G12	H5		
F5	K12	H6		
G5	L12	H12		
K5	M11	J5		
K6	M12	J11		
L5		J12		
M5		L8		
M6		M8]	
M7		M9	1	
M10			1	

Table 22 RC32435 Power Pins


Signal Name	I/О Туре	Location	Signal Category
MADDR[0]	0	C15	Memory and Peripheral Bus
MADDR[1]	0	B16	
MADDR[2]	0	A16	
MADDR[3]	0	B15	
MADDR[4]	0	C14	
MADDR[5]	0	A15	
MADDR[6]	0	B14	
MADDR[7]	0	A14	
MADDR[8]	0	B13	
MADDR[9]	0	A13	
MADDR[10]	0	A5	
MADDR[11]	0	B5	
MADDR[12]	0	B10	
MADDR[13]	0	A10	
MADDR[14]	0	C10	
MADDR[15]	0	D10	
MADDR[16]	0	А9	
MADDR[17]	0	В9	
MADDR[18]	0	С9	
MADDR[19]	0	D9	
MADDR[20]	0	D8	
MADDR[21]	0	C8	
MDATA[0]	I/O	D7	
MDATA[1]	I/O	B6	
MDATA[2]	I/O	D6	
MDATA[3]	I/O	C5	
MDATA[4]	I/O	B7	
MDATA[5]	I/O	C6	
MDATA[6]	I/O	A6	
MDATA[7]	I/O	D5	

Table 24 RC32435 Alphabetical Signal List (Part 4 of 7)


Signal Name	I/О Туре	Location	Signal Category
MIICL		D2	Ethernet Interface
MIICRS	I	D3	
MIIMDC	0	H2	
MIIMDIO	I/O	H1	
MIIRXCLK	I	F2	
MIIRXD[0]	I	D1	
MIIRXD[1]	I	D4	
MIIRXD[2]	I	E2	
MIIRXD[3]	I	E1	
MIIRXDV	I	G1	
MIIRXER	I	G3	
MIITXCLK	I	G4	
MIITXD[0]	0	E3	
MIITXD[1]	0	E4	
MIITXD[2]	0	F1	
MIITXD[3]	0	F3	
MIITXENP	0	F4	
MIITXER	0	G2	
OEN	0	A2	Memory and Peripheral Bus
PCIAD[0]	I/O	R14	PCI Bus Interface
PCIAD[1]	I/O	T14	
PCIAD[2]	I/O	T13	
PCIAD[3]	I/O	R13	
PCIAD[4]	I/O	P13	
PCIAD[5]	I/O	R12	
PCIAD[6]	I/O	T12	
PCIAD[7]	I/O	P12	
PCIAD[8]	I/O	R11	
PCIAD[9]	I/O	T11	
PCIAD[10]	I/O	P11	
PCIAD[11]	I/O	N11]
PCIAD[12]	I/O	R10	
PCIAD[13]	I/O	T10]
PCIAD[14]	I/O	P10	
PCIAD[15]	I/O	N10	
PCIAD[16]	I/O	Τ5	

Table 24 RC32435 Alphabetical Signal List (Part 5 of 7)

RC32435 Package Drawing — 256-pin CABGA



Ordering Information



Valid Combinations

79RC32H435 - 266BC, 300BC, 350BC, 400BC256-pin CABGA package, Commercial Temperature79RC32H435 - 266BCI, 300BCI, 350BCI256-pin CABGA package, Industrial Temperature



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: email: rischelp@idt.com phone: 408-284-8208