



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	12
Program Memory Size	768B (512 x 12)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 15V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16hv540-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.0 PIC16HV540 DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16HV540 Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16HV540 family of devices, there is one device type, as indicated in the device number:

1. **HV**, as in PIC16HV540. These devices have EPROM program memory and operate over the standard voltage range of 3.5 to 15 volts.

#### 2.1 <u>UV Erasable Devices</u>

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART<sup>®</sup> and PRO MATE<sup>®</sup> programmers both support programming of the PIC16HV540. Third party programmers also are available; refer to Literature Number DS00104 for a list of sources.

#### 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

#### 2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. (Please contact your Microchip Technology sales office for more details.)

#### 2.4 <u>Serialized Quick-Turnaround-</u> <u>Production (SQTP) Devices</u>

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number. (Please contact your Microchip Technology sales office for more details.)

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description		
RA0	17	19	1/0	TTL	Independently regulated Bi-directional	I/O port — Vio	
RA1	18	20	I/O	TTL			
RA2	1	1	I/O	TTL			
RA3	2	2	I/O	TTL			
RB0	6	7	I/O	TTL	High-voltage Bi-directional I/O port.	Wake-up on pin	
RB1	7	8	I/O	TTL	Sourced from VDD.	change	
RB2	8	9	I/O	TTL			
RB3	9	10	I/O	TTL			
RB4	10	11	I/O	TTL			
RB5	11	12	I/O	TTL			
RB6	12	13	I/O	TTL			
RB7	13	14	I/O	TTL		Wake-up on SLOW	
						rising pin change.	
TOCKI	3	3	I	ST	Clock input to Timer 0. Must be tied to Vss or VDD, if not in		
					use, to reduce current consumption.		
MCLR/VPP	4	4	I	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on the MCLI VPP pin must not exceed VDD <sup>(1)</sup> to avoid unintended enterin of programming mode.		
OSC1/CLKIN	16	18	I	ST	Oscillator crystal input/external clock source input.		
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2/CLKOUT output is connected to TMR0, bit 0. Frequencies of CLKIN/8 to CLKIN/1024 can be generated on this pin.		
Vdd	14	15,16	Р	—	Positive supply.		
Vss	5	5,6	Р	_	Ground reference.		

 $\label{eq:legend: Legend: I = input, O = output, I/O = input/output, P = power, --- = Not Used, TTL = TTL input, ST = Schmitt Trigger input.$ 

**Note 1:** VDD during programming mode can not exceed parameter PD1 called out in the PIC16C5X Programming Specification (Literature number DS30190).

#### 4.6 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. (Figure 4-3).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-3).

Instructions where the PCL is the destination, or Modify PCL instructions, include <code>MOVWF PC</code>, <code>ADDWF PC</code>, and <code>BSF PC</code>, <code>5.</code>.

Note:	Because PC<8> is cleared in the CALL				
	instruction, or any Modify PCL instruction,				
	all subroutine calls or computed jumps are				
	limited to the first 256 locations of any pr				
	gram memory page (512 words long).				

#### FIGURE 4-3: LOADING OF PC BRANCH INSTRUCTIONS -PIC16HV540



#### 4.6.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the reset vector.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the reset vector location will automatically cause the program to jump to page 0.

#### 4.7 <u>Stack</u>

PIC16HV540 device has a 12-bit wide L.I.F.O. (last in, first out) hardware 4 level stack.

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than four sequential CALL's are executed, only the most recent four return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than four sequential RETLW's are executed, the stack will be filled with the address previously stored in level 4. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Upon any reset, the contents of the stack remain unchanged, however the program counter (PCL) will also be reset to 0.

- Note 1: There are no STATUS bits to indicate stack overflows or stack underflow conditions.
- Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

NOTES:

### 5.0 I/O PORTS

As with any other register, the I/O registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB) are all set.

#### 5.1 <u>PORTA</u>

PORTA is a 4-bit I/O register. Only the low order 4 bits are used (RA3:RA0). Bits 7-4 are unimplemented and read as '0's. The inputs will tolerate input voltages as high as VIO and outputs will swing from Vss to VIO. The internal voltage regulator VIO powers PORTA I/O pads. The internal regulator output, VIO, is switchable between 3Vdc and 5Vdc, via the (RL) bit in the OPTION2 register.

#### 5.2 <u>PORTB</u>

PORTB is an 8-bit I/O register (PORTB<7:0>). All 8 PORTB I/Os are high voltage I/O. The inputs will tolerate input voltages as high as VDD and outputs will swing from Vss to VDD. In addition, 5 of the PORTB pins can be configured for the wake-up on change feature. Pins RB0, RB1, RB2 and RB3 latch the state of the pin at the onset of sleep mode. (No "dummy" read of the PORTB pins is required prior to executing the SLEEP instruction.) A level change on the input resets the device, implementing wake-up on pin change. The PCWUF bit in the status register is cleared to indicate that a pin change caused the reset. This feature can be enabled/ disabled in the OPTION2 register.

PORTB pin RB7 also exhibits this wake-up on pin high feature but is specially adapted for a slow-rising input signal. This special feature prevents excessive power consumption when desiring long sleep periods without using the watchdog timer and prescaler. PCWUF bit in the status register is cleared to indicate that a pin change caused the reset. This feature can be enabled/ disabled in the OPTION2 register.

Only pins configured as inputs can cause this wake-up on pin change to occur.

To prevent false wake-up on pin change events on pins RB<0:3>, the pin state must be driven to a logic 1 or logic 0 and not left floating during the "SLEEP" state. For pin RB7, the pin state must be driven to logic 0 and allowed to ramp to a logic 1 for correct operation.

#### 5.3 TRIS Registers

The output driver control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

#### 5.4 I/O Interfacing

The equivalent circuit for the PORTA and PORTB I/O pins are shown in Figure 5-1 through Figure 5-4. All ports may be used for both input and output operation. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

#### 6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

#### 6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.



#### FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

NOTES:

#### TABLE 7-3: RESET CONDITIONS FOR SPECIAL REGISTERS

Condition	PCL Addr: 02h	STATUS Addr: 03h
Power-on Reset	1111 1111	1001 1xxx
MCLR Reset (normal operation)	1111 1111	u00u uuuu <sup>(1)</sup>
MCLR Wake-up (from SLEEP)	1111 1111	1001 Ouuu
WDT Reset (normal operation)	1111 1111	u000 luuu <sup>(2)</sup>
WDT Wake-up (from SLEEP)	1111 1111	1000 Ouuu
Wake-up from SLEEP on Pin Change	1111 1111	000u uuuu
Brown-out Reset	1111 1111	x00x xxxx

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: TO and PD bits retain their last value until one of the other reset conditions occur.

**2:** The CLRWDT instruction will set the  $\overline{TO}$  and  $\overline{PD}$  bits.

#### TABLE 7-4: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset	Wake-up on Pin Change	Brown-out Reset
W	N/A	xxxx xxxx	uuuu uuuu	uuuu uuuu	xxxx xxxx
TRIS	N/A	1111 1111	1111 1111	1111 1111	1111 1111
OPTION	N/A	11 1111	11 1111	11 1111	11 1111
OPTION2	N/A	11 1111	uu uuuu	uu uuuu	xx xxxx
INDF	00h	XXXX XXXX	uuuu uuuu	uuuu uuuu	xxxx xxxx
TMR0	01h	XXXX XXXX	uuuu uuuu	uuuu uuuu	xxxx xxxx
PCL <sup>(1)</sup>	02h	1111 1111	1111 1111	1111 1111	1111 1111
STATUS <sup>(1)</sup>	03h	1001 1xxx	100? ?uuu	000u uuuu	x00x xxxx
FSR	04h	111x xxxx	111u uuuu	111u uuuu	111x xxxx
PORTA	05h	xxxx	uuuu	uuuu	xxxx
PORTB	06h	XXXX XXXX	uuuu uuuu	uuuu uuuu	xxxx xxxx
General Purpose Register Files	07-1Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu	xxxx xxxx

Legend: u = unchanged, x = unknown, - = unimplemented, read as '0', q = see tables in Section 7.10 for possible values. ? = value depends on condition.

**Note 1:** See Table 7-3 for reset value for specific conditions.

Note 1. See Table 7-5 for reset value for specific conditions.

#### FIGURE 7-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



© 2000 Microchip Technology Inc.

#### 7.4 Power-On Reset (POR)

The PIC16HV540 incorporates on-chip Power-on Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the MCLR/VPP pin to VDD. A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 7-7.

The Power-on Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the onchip reset signal.

A power-up example where MCLR is not tied to VDD is shown in Figure 7-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset TDRT msec after MCLR goes high.

In Figure 7-9, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-7).

Note:	When the device starts normal operation
	(exits the reset condition), device operating
	parameters (voltage, frequency, tempera-
	ture, etc.) must be met to ensure operation.
	If these conditions are not met, the device
	must be held in reset until the operating
	conditions are met.

For more information on PIC16HV540 POR, see *Power-Up Considerations* - AN522 in the <u>Embedded</u> <u>Control Handbook</u>.

The POR circuit does not produce an internal reset when VDD declines.

#### FIGURE 7-7: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device electrical specification.
- $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}$  pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

#### 7.5 Device Reset Timer (DRT)

In the PIC16HV540, the Device Reset Timer (DRT) runs any time the device is powered up. DRT runs from reset and varies based on oscillator selection (see Table 7-5).

The DRT provides a fixed 18 ms nominal time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows Vdd to rise above Vdd min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR/VPP pin has reach a logic high (VIH) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out, MCLR Reset, Wake-up from SLEEP on Pin Change and Brown-out Reset. When the external RC oscillator mode is selected, all DRT periods, after the initial POR, are 1 ms (typical).

#### TABLE 7-5: DRT (DEVICE RESET TIMER PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets
EXTRC	18 ms (typical)	1 ms (typical)
LP, XT & HS	18 ms (typical)	18 ms (typical)

### 7.6 Brown-Out Detect (BOD)

The PIC16HV540 has on-chip Brown-out Detect circuitry. If enabled and if the internal power, V<sub>REG</sub>, falls below parameter B<sub>VDD</sub> (See Section 10.1), for greater time than parameter T<sub>BOD</sub> (See Table 10-3) the brown-out condition will reset the chip. A reset is not guaranteed if V<sub>REG</sub> falls below B<sub>VDD</sub> for less time than parameter (T<sub>BOD</sub>).

On resets (Brown-out, Watchdog,  $\overline{\text{MCLR}}$  and Wake-up on Pin Change), the chip will remain in reset until V<sub>REG</sub> rises above B<sub>VDD</sub>. Once the B<sub>VDD</sub> threshold has been met the DRT will now be invoked and will keep the chip in reset an additional 18mS (LP, XT and HS oscillator modes) or 1mS for EXTRC.

If  $V_{REG}$  drops below  $B_{VDD}$  while the DRT is running, the chip will go back into a Brown-out Reset and the DRT will be re-initialized. Once  $V_{REG}$  rises above the  $B_{VDD}$ , the DRT will execute the specified time period. Figure 7-11 shows typical Brown-out situations.

The Brown-out Detect circuit can be disabled or enabled by setting the BODEN bit in the OPTION2 SFR. The Brown-out Detect is disabled upon all Poweron Resets (POR).

#### 7.6.1 IMPLEMENTING THE ON-CHIP BOD CIRCUIT

The PIC16HV540 BOD circuitry differs from "conventional" brown-out detect circuitry in that the BOD circuitry on the PIC16HV540 does not directly detect "dips" in the external  $V_{DD}$  supply voltage but rather the internal  $V_{REG}$ . The functionality of the BOD circuitry ensures that program execution will halt and a reset state will be entered into prior to the internal logic becoming corrupted. The BOD circuit has two selectable voltage settings, nominally 5V and 3V. Each regulation voltage setting with its associated minimum and maximum  $B_{VDD}$  parameters has an intended operational mode that must be carefully considered.

For the 5V V<sub>REG</sub> setting, the minimum B<sub>VDD</sub> parameter is 2.7V. This minimum B<sub>VDD</sub> voltage is below the part V<sub>DD</sub> minimum requirements. This operational setting is primarily intended for use when the PIC16HV540 is operating at 4Mhz and V<sub>DD</sub> > 5.5V.

For the 3V  $V_{REG}$  setting, the minimum  $B_{VDD}$  parameter is 1.8V. This minimum  $B_{VDD}$  voltage is below the part  $V_{DD}$  minimum requirements. This operational setting is primarily intended for use when the PIC16HV540 is in SLEEP. RAM retention is protected by the 1.8V trip level.

For the regulation and Brown-out circuits to function as intended the applied  $V_{\text{DD}}$  is nominally 0.5V greater than the regulation voltage setting.

Finally, if the internal brown-out circuit is deemed not to meet system design requirements then an external brown-out protection circuit may be required. Microchip offers a complete family of voltage supervisor products which can meet most design requirements.

### 8.0 INSTRUCTION SET SUMMARY

Each PIC16HV540 instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16HV540 instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

#### TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1)
	The assembler will generate code with $x = 0$ .
	It is the recommended form of use for com-
	patibility with all Microchip software tools.
d	Destination select;
	d = 0 (store result in W)
	d = 1 (store result in file register 'f')
	Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
ТО	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the
	specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

### FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS



BSF	Bit Set f	BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BSF f,b	Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	Operands:	$0 \le f \le 31$ $0 \le b < 7$
Operation:	$1 \rightarrow (f < b >)$	Operation:	skip if (f <b>) = 1</b>
Status Affected:	None	Status Affected:	None
Encoding:	0101 bbbf ffff	Encoding:	0111 bbbf ffff
Description:	Bit 'b' in register 'f' is set.	Description:	If bit 'b' in register 'f' is '1' then the next
Words:	1		instruction is skipped.
Cycles:	1		fetched during the current instruction
Example:	BSF FLAG_REG, 7		execution, is discarded and an NOP is
Before Instru	iction		instruction.
FLAG_RI	EG = 0x0A	Words:	1
After Instruct	ion	Cycles:	1(2)
FLAG_N		Example:	HERE BTFSS FLAG,1
BTFSC	Bit Test f, Skip if Clear		FALSE GOTO PROCESS_CODE
Syntax:	[label] BTFSC f,b		IRUE •
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$	Before Instr	• ruction
Operation:	skip if (f <b>) = 0</b>	PC	= address (HERE)
Status Affected:	None	After Instruc	tion
Encoding:	0110 bbbf fff	If FLAG PC	<1> = 0, = address (FALSE):
Description:	If bit 'b' in register 'f' is 0 then the next	if FLAG<	<1> = 1,
	instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an NOP is executed instead, making this a 2 cycle instruction.	PC	= address (TRUE)
Words:	1		
Cycles:	1(2)		
Example:	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •		
Before Instru PC	ection = address (HERE)		
After Instruct if FLAG< PC if FLAG< PC	ion 1> = 0, = address (TRUE); 1> = 1, = address (FALSE)		

MOVF	Move f	MOVWF	Move W to f
Syntax:	[label] MOVF f,d	Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 31$	Operands:	$0 \le f \le 31$
	d ∈ [0,1]	Operation:	$(W) \to (f)$
Operation:	$(f) \rightarrow (dest)$	Status Affected:	None
Status Affected:	Z	Encoding:	0000 001f ffff
Encoding:	0010 00df ffff	Description:	Move data from the W register to regis-
Description:	The contents of register 'f' is moved to	-	ter 'f'.
	destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination	Words:	1
	is file register 'f'. 'd' is 1 is useful to test	Cycles:	1
	a file register since status flag Z is affected	Example:	MOVWF TEMP_REG
Words:	1	Before Instru	uction
Cycles:	1	TEMP_F	REG = 0xFF
Evample:		After Instruc	
After Instrue	tion	TEMP_F	REG = 0x4F
W =	value in FSR register	W	= 0x4F
		NOP	No Operation
MOVLW	Move Literal to W	Syntax:	[label] NOP
Syntax:	[ <i>label</i> ] MOVLW k	Operands:	None
Operands:	$0 \le k \le 255$	Operation:	No operation
Operation:	$k \rightarrow (W)$	Status Affected:	None
Status Affected:	None	Encoding:	0000 0000 0000
Encoding:	1100 kkkk kkkk	Description:	No operation.
Description:	The eight bit literal 'k' is loaded into the	Words:	1
	W register. The don't cares will assem- ble as 0s.	Cycles:	1
Words:	1	Example:	NOP
Cycles:	1		
Example:	MOVLW 0x5A		

After Instruction W = 0x5

0x5A

OPTION	Load OPTIO	N Register
Syntax:	[label] OP	TION
Operands:	None	
Operation:	$(W)\toOPTIC$	ON
Status Affected:	None	
Encoding:	0000 000	00 0010
Description:	The content of into the OPTIC	the W register is loaded N register.
Words:	1	
Cycles:	1	
Example	OPTIO N	
Before Instru	ction	
W	= 0x07	
After Instructi OPTION	on = 0x07	
RETLW	Return with	Literal in W
Syntax:	[label] RE	TLW k
Operands:	$0 \le k \le 255$	
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	
Status Affected:	None	
Encoding:	1000 kkkl	k kkkk
Description:	The W register bit literal 'k'. Th loaded from the return address instruction.	is loaded with the eight e program counter is e top of the stack (the ). This is a two cycle
Words:	1	
Cycles:	2	
Example:	CALL TABLE	;W contains
·		;table offset
	•	;value.
	•	;value.
	•	
TABLE	ADDWF PC RETLW k1	;W = offset :Begin table
	RETLW k2	;
	•	
	•	
	RETLW kn	; End of table
Before Instru W =	ction 0x07	
After Instruct	ion	
W =	value of k8	

RLF	Rotate Left f through Carry
Syntax:	[ <i>label</i> ] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	0011 01df ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
Before Instru REG1 C	ction = 1110 0110 = 0
After Instruct REG1 W C	ion = 1110 0110 = 1100 1100 = 1
RRF	Rotate Right f through Carry
RRF Syntax:	Rotate Right f through Carry [ <i>label</i> ] RRF f,d
<b>RRF</b> Syntax: Operands:	Rotate Right f through Carry [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$
RRF Syntax: Operands: Operation:	Rotate Right f through Carry[ label ]RRFf,d $0 \le f \le 31$ $d \in [0,1]$ See description below
RRF Syntax: Operands: Operation: Status Affected:	Rotate Right f through Carry [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C
RRF Syntax: Operands: Operation: Status Affected: Encoding:	Rotate Right f through Carry[ label ]RRFf,d $0 \le f \le 31$ $d \in [0,1]$ See description belowC $0011$ $00df$ ffff
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description:	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011  00df  ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C $\boxed{0011  00df  ffff}$ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011  00df  ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example:	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011  00df  ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REG1, 0
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru	Rotate Right f through Carry[ label ]RRF f,d $0 \le f \le 31$ $0 \le f \le 31$ $d \in [0,1]$ See description belowC $0011$ $00df$ $0011$ $00df$ ffffThe contents of register 'f' are rotated one bit to the right through the CarryFlag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. $f = 1$ 11<
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1 C	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0 ction = 1110 0110 = 0
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instruct REG1 C After Instruct	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011  00df  ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0 ction = 1110 0110 = 0 ion
RRF Syntax: Operands: Operation: Status Affected: Encoding: Description: Description: Words: Cycles: Example: Before Instruct REG1 C After Instruct	<b>Rotate Right f through Carry</b> [ <i>label</i> ] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0 ction = 1110 0110 = 0 ion = 1110 0110

NOTES:

### 11.0 DC AND AC CHARACTERISTICS - PIC16HV540

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation.

#### FIGURE 11-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



#### TABLE 11-1: RC OSCILLATOR FREQUENCIES

0=1/=	Deve	Average Fo	osc, Vio = 5V
CEXT	REXI	$25^{\circ}C$ , VDD = 6V	25°C, VDD = 15V
20 pF	3.3k	4986.7 kHz	(1)
	5k	4233.3 kHz	(1)
	10k	2656.7 kHz	5150.0 kHz
	24k	1223.3 kHz	3286.7 kHz
	100k	325.7 kHz	955.7 kHz
	390k	79.0 kHz	250.7 kHz
100 pF	3.3k	1916.7 kHz	(1)
	5k	1593.3 kHz	(1)
	10k	995.7 kHz	2086.7 kHz
	24k	448.3 kHz	1210.0 kHz
	100k	116.0 kHz	355.7 kHz
	390k	28.3 kHz	89.7 kHz
300 pF	3.3k	744 kHz	(1)
	5k	620.3 kHz	(1)
	10k	382.0 kHz	817.3 kHz
	24k	169.7 kHz	483.0 kHz
	100k	44.1 kHz	135.7 kHz
	390k	10.6 kHz	34.4 kHz

Note 1: This combination of R, C and VDD draws too much current and prohibits oscillator operation.

FIGURE 11-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD (CEXT = 20pF)



### FIGURE 11-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



© 2000 Microchip Technology Inc.

#### 18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC) 12.2



	Units		INCHES*		N	1ILLIMETERS	6
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	D	.446	.454	.462	11.33	11.53	11.73
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	¢	0	4	8	0	4	8
Lead Thickness	с	.009	.011	.012	0.23	0.27	0.30
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-051

#### 18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP) 12.3



	Units		INCHES*		N	<b>1ILLIMETERS</b>	6
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.023	.030	0.38	0.57	0.76
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49
Overall Length	D	.880	.900	.920	22.35	22.86	23.37
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	с	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81
Window Length	W2	.190	.200	.210	4.83	5.08	5.33

\* Controlling Parameter
§ Significant Characteristic
JEDEC Equivalent: MO-036
Drawing No. C04-010

### INDEX

Α
Absolute Maximum Ratings61
ALU
Applications 3
Applications
Assembler
MPASM Assembler 55
В
Block Diagram
On-Chin Beset Circuit 35
Timer0
TMR0/WDT Prescaler 29
Watchdog Timer 40
Brown-out Detect
C
Cover hit 7
Clocking Scheme
Code Protection
Configuration Bits
Configuration Word
DC and AC Characteristics - PIC16CR54C
DC Characteristics
Development Support
Device Varieties 5
Digit Corry bit 7
E
Electrical Characteristics
PIC16CR54C61
Enhanced Watchdog Timer (WDT)
Frrata 2
External Power-On Reset Circuit 36
Family of Devices
PIC16C5X 4
Features1
FSB 35
FSB Bogister 17
I/O Interfacing
I/O Ports
I/O Programming Considerations
INDE 35
INDE Projector 17
INDI Tregister
Indirect Data Addressing 17
Instruction Cycle
Instruction Flow/Pipelining10
Instruction Set Summary
ĸ
Keel on R Evaluation and Programming Tools 59
Load Conditions
Loading of PC 16
Μ
MCLR
Memory Map 11
DIC16CE40/CE50
FIU100345/08345/0335 II
Memory Organization
Data Mamani 11
Data Memory IT
Program Memory
Program Memory

0
One-Time-Programmable (OTP) Devices5
OPTION Register 14
OSC selection
Oscillator Configurations
Oscillator Types
HS
LP
RC
XT
Р
Package Marking Information77
Packaging Information73
PC
PICDEM-1 Low-Cost PICmicro Demo Board57
PICDEM-2 Low-Cost PIC16CXX Demo Board57
PICDEM-3 Low-Cost PIC16CXXX Demo Board57
PICSTART® Plus Entry Level Development System 57
pin diagrams1
POR
Device Reset Timer (DRT)
PD
Power-On Reset (POR)
TO
POBTA 19, 35
PORTB
Power-Down Mode 41
Prescaler 28
PBO MATE® II Universal Programmer 57
Program Counter 16
Q cycles 10
Ouick-Turnaround-Production (OTP) Devices 5
R
R BC Oscillator 33
R RC Oscillator
R     RC Oscillator     33     Read-Modify-Write     22     Berister File Map     11
R RC Oscillator
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Beset   31   34
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Reset   31, 34     S   S
R   33     Red Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System   58     Sarialized Quick Turnaround-Production (SQTP) Devices   58
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Registers   33     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System   58     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SI FEP   31   41
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Registers   Special Function     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   58     SLEEP   31, 41     Software Simulator (MPL AB-SIM)   56
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   Special Function     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   58     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Easturge of the CPU   31
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Registers   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System   58     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Snecial Function Registers   11
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Registers   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System   58     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Registers   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   27
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP   .31, 41     Software Simulator (MPLAB-SIM)   .56     Special Features of the CPU   .31     Special Function Registers   .11     Stack   .16     STATUS   .35
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   Serialized Quick-Turnaround-Production (SQTP) Devices     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS Register   7, 13     T   Timer0
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   Serialized Quick-Turnaround-Production (SQTP) Devices     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27
R   33     Red-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   Serialized Quick-Turnaround-Production (SQTP) Devices     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   S     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65     Timing Parameter Symbology and Load Conditions   64
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   S     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65     Timing Parameter Symbology and Load Conditions   64     TRIS Registers   19
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65     Timing Parameter Symbology and Load Conditions   64     TIS Registers   19     U   Evacula Conditions   64
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65     Timing Parameter Symbology and Load Conditions   64     TIS Registers   19     U   Uv Erasable Devices   5
R     RC Oscillator   33     Read-Modify-Write   22     Register File Map   11     Registers   Special Function     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65     Timing Parameter Symbology and Load Conditions   64     TIS Registers   19     U   Uv Erasable Devices   5     W   25
R   33     Red-Modify-Write   22     Register File Map   11     Registers   11     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   5     SLEEP   31, 41     Software Simulator (MPLAB-SIM)   56     Special Features of the CPU   31     Special Function Registers   11     Stack   16     STATUS   35     STATUS   35     STATUS Register   7, 13     T   Timer0     Switching Prescaler Assignment   28     Timer0 (TMR0) Module   25     TMR0 with External Clock   27     Timing Diagrams and Specifications   65     Timing Parameter Symbology and Load Conditions   64     TIS Registers   19   19     U   Uv Erasable Devices   5     W   35
R   33     Red-Modify-Write   33     Read-Modify-Write   22     Register File Map   11     Registers   Special Function     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP   .31, 41     Software Simulator (MPLAB-SIM)   .56     Special Features of the CPU   .31     Special Function Registers   .11     Stack   .16     STATUS   .35     STATUS   .35     STATUS Register   .7, 13     T   Timer0     Switching Prescaler Assignment   .28     Timer0 (TMR0) Module   .25     TMR0 with External Clock   .27     Timing Diagrams and Specifications   .65     Timing Parameter Symbology and Load Conditions   .64     TRIS Registers   .19     U   UV   UV     UV Erasable Devices   .5     W
R   33     Red-Modify-Write   32     Register File Map   11     Registers   Special Function     Special Function   11     Reset   31, 34     S   SEEVAL® Evaluation and Programming System     Serialized Quick-Turnaround-Production (SQTP) Devices   .5     SLEEP   .31, 41     Software Simulator (MPLAB-SIM)   .56     Special Features of the CPU   .31     Special Function Registers   .11     Stack   .16     STATUS   .35     STATUS   .35     STATUS Register   .7, 13     T   Timer0     Switching Prescaler Assignment   .28     Timer0 (TMR0) Module   .25     TMR0 with External Clock   .27     Timing Diagrams and Specifications   .65     Timing Parameter Symbology and Load Conditions   .64     TRIS Registers   .19     U

### PIC16HV540 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 786-7277.
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.