

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21331cnfp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21331cnfp-50</a>

**Table 1.2 Specifications for R8C/33C Group (2)**

Item	Function	Specification
Serial Interface	UART0, UART1 UART2	Clock synchronous serial I/O/UART × 2 channel Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), multiprocessor communication function
Synchronous Serial Communication Unit (SSU)		1 (shared with I <sup>2</sup> C-bus)
I <sup>2</sup> C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Comparator B		2 circuits
Flash Memory		<ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• Debug functions: On-chip debug, on-board flash rewrite function</li> <li>• Background operation (BGO) function</li> </ul>
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption		<p>Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz)      Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz)      Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))      Typ. 2.0 μA (VCC = 3.0 V, stop mode)</p>
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A)

Note:

- Specify the D version if D version functions are to be used.

### 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

**Table 1.4 Pin Name Information by Pin Number**

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1		P4_2						VREF
2	MODE							
3	RESET							
4	XOUT(/XCOUT)	P4_7						
5	VSS/AVSS							
6	XIN(/XCIN)	P4_6						
7	VCC/AVCC							
8		P3_7		TRAO	(RXD2/SCL2/TXD2/SDA2)	SSO	SDA	
9		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
10		P3_4		(TRCIOC)	(RXD2/SCL2/TXD2/SDA2)	SSI		IVREF3
11		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
12		P2_2		(TRCIOD)				
13		P2_1		(TRCIOC)				
14		P2_0	(INT1)	(TRCIOB)				
15		P3_1		(TRBO)				
16		P4_5	INT0		(RXD2/SCL2)			ADTRG
17		P1_7	INT1	(TRAIO)				IVCMP1
18		P1_6			(CLK0)			IVREF1
19		P1_5	(INT1)	(TRAIO)	(RXD0)			
20		P1_4		(TRCCLK)	(TXD0)			
21		P1_3	KI3	TRBO (/TRCIOC)				AN11
22		P1_2	KI2	(TRCIOB)				AN10
23		P1_1	KI1	(TRCIOA/TRCTRG)				AN9
24		P1_0	KI0	(TRCIOD)				AN8
25		P0_7		(TRCIOC)				AN0/DA1
26		P0_6		(TRCIOD)				AN1/DA0
27		P0_5		(TRCIOB)				AN2
28		P0_4		TREO (/TRCIOB)				AN3
29		P0_3		(TRCIOB)	(CLK1)			AN4
30		P0_2		(TRCIOA/TRCTRG)	(RXD1)			AN5
31		P0_1		(TRCIOA/TRCTRG)	(TXD1)			AN6
32		P0_0		(TRCIOA/TRCTRG)				AN7

Note:

1. Can be assigned to the pin in parentheses by a program.

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

## 3. Memory

### 3.1 R8C/33C Group

Figure 3.1 is a Memory Map of R8C/33C Group. The R8C/33C Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/33C Group

**Table 4.5 SFR Information (5) (1)**

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h 00h
0127h			
0128h	Timer RC General Register A	TRCGRA	FFh FFh
0129h			
012Ah	Timer RC General Register B	TRCGRB	FFh FFh
012Bh			
012Ch	Timer RC General Register C	TRGRC	FFh FFh
012Dh			
012Eh	Timer RC General Register D	TRGRD	FFh FFh
012Fh			
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 4.6 SFR Information (6) (1)**

Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh XXh
0163h			
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh XXh
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.8 SFR Information (8) (1)**

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECb			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh			
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh			
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			

X: Undefined

Note:

- The blank areas are reserved and cannot be accessed by users.

**Table 4.10 SFR Information (10)<sup>(1)</sup>**

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h			XXh
2C79h			XXh
2C7Ah	DTC Control Data 7	DTCD7	XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h			XXh
2C81h			XXh
2C82h	DTC Control Data 8	DTCD8	XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h			XXh
2C89h			XXh
2C8Ah	DTC Control Data 9	DTCD9	XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h			XXh
2C91h			XXh
2C92h	DTC Control Data 10	DTCD10	XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h			XXh
2C99h			XXh
2C9Ah	DTC Control Data 11	DTCD11	XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h			XXh
2CA1h			XXh
2CA2h	DTC Control Data 12	DTCD12	XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h			XXh
2CA9h	DTC Control Data 13	DTCD13	XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:


1. The blank areas are reserved and cannot be accessed by users.

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter			Conditions	Standard			Unit	
					Min.	Typ.	Max.		
Vcc/AVcc	Supply voltage				1.8	—	5.5	V	
Vss/AVss	Supply voltage				—	0	—	V	
VIH	Input "H" voltage	Other than CMOS input			0.8 Vcc	—	Vcc	V	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	—	Vcc	
					2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	—	Vcc	
					1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	—	Vcc	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	—	Vcc	
					2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	—	Vcc	
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	—	Vcc	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	—	Vcc	
					2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	—	Vcc	
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	—	Vcc	
	External clock input (XOUT)				1.2	—	Vcc	V	
VIL	Input "L" voltage	Other than CMOS input			0	—	0.2 Vcc	V	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.2 Vcc	
					2.7 V ≤ Vcc < 4.0 V	0	—	0.2 Vcc	
					1.8 V ≤ Vcc < 2.7 V	0	—	0.2 Vcc	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.4 Vcc	
					2.7 V ≤ Vcc < 4.0 V	0	—	0.3 Vcc	
					1.8 V ≤ Vcc < 2.7 V	0	—	0.2 Vcc	
		CMOS input	Input level switching function (I/O port)	Input level selection : 0.7 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	—	0.55 Vcc	
					2.7 V ≤ Vcc < 4.0 V	0	—	0.45 Vcc	
					1.8 V ≤ Vcc < 2.7 V	0	—	0.35 Vcc	
	External clock input (XOUT)				0	—	0.4	V	
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)			—	—	-160	mA	
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)			—	—	-80	mA	
IOH(peak)	Peak output "H" current	Drive capacity Low			—	—	-10	mA	
		Drive capacity High			—	—	-40	mA	
IOH(avg)	Average output "H" current	Drive capacity Low			—	—	-5	mA	
		Drive capacity High			—	—	-20	mA	
IOL(sum)	Peak sum output "L" current	Sum of all pins IOL(peak)			—	—	160	mA	
IOL(sum)	Average sum output "L" current	Sum of all pins IOL(avg)			—	—	80	mA	
IOL(peak)	Peak output "L" current	Drive capacity Low			—	—	10	mA	
		Drive capacity High			—	—	40	mA	
IOL(avg)	Average output "L" current	Drive capacity Low			—	—	5	mA	
		Drive capacity High			—	—	20	mA	
f(XIN)	XIN clock input oscillation frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	
f(XCIN)	XCIN clock input oscillation frequency			1.8 V ≤ Vcc ≤ 5.5 V	—	32.768	50	kHz	
fOCO40M	When used as the count source for timer RC (3)			2.7 V ≤ Vcc ≤ 5.5 V	32	—	40	MHz	
fOCO-F	FOCO-F frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	
—	System clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	
f(BCLK)	CPU clock frequency			2.7 V ≤ Vcc ≤ 5.5 V	—	—	20	MHz	
				1.8 V ≤ Vcc < 2.7 V	—	—	5	MHz	

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.
3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.



**Figure 5.1 Ports P0 to P4 Timing Measurement Circuit**

**Table 5.4 D/A Converter Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
–	Resolution		–	–	8	Bit
–	Absolute accuracy		–	–	2.5	LSB
tsu	Setup time		–	–	3	μs
Ro	Output resistor		–	6	–	kΩ
IVref	Reference power input current	(Note 2)	–	–	1.5	mA

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

**Table 5.5 Comparator B Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Vref	IVREF1, IVREF3 input reference voltage		0	–	Vcc – 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		–0.3	–	Vcc + 0.3	V
–	Offset		–	5	100	mV
td	Comparator output delay time (2)	Vi = Vref ± 100 mV	–	0.1	–	μs
Icmp	Comparator operating current	Vcc = 5.0 V	–	17.5	–	μA

Notes:

1. Vcc = 2.7 to 5.5 V, T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. When the digital filter is disabled.

**Table 5.6 Flash Memory (Program ROM) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance (2)		1,000 (3)	–	–	times
–	Byte program time		–	80	500	μs
–	Block erase time		–	0.3	–	s
td(SR-SUS)	Time delay from suspend request until suspend		–	–	5+CPU clock × 3 cycles	ms
–	Interval from erase start/restart until following suspend request		0	–	–	μs
–	Time from suspend until erase restart		–	–	30+CPU clock × 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		–	–	30+CPU clock × 1 cycle	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		1.8	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time (7)	Ambient temperature = 55°C	20	–	–	year

## Notes:

1. Vcc = 2.7 to 5.5 V and T<sub>opr</sub> = 0 to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det0</sub>	Voltage detection level V <sub>det0_0</sub> (2)		1.80	1.90	2.05	V
	Voltage detection level V <sub>det0_1</sub> (2)		2.15	2.35	2.50	V
	Voltage detection level V <sub>det0_2</sub> (2)		2.70	2.85	3.05	V
	Voltage detection level V <sub>det0_3</sub> (2)		3.55	3.80	4.05	V
–	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (V <sub>det0_0</sub> – 0.1) V	–	6	150	μs
–	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	–	1.5	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
4. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.

**Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det1</sub>	Voltage detection level V <sub>det1_0</sub> (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level V <sub>det1_1</sub> (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level V <sub>det1_2</sub> (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level V <sub>det1_3</sub> (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level V <sub>det1_4</sub> (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level V <sub>det1_5</sub> (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level V <sub>det1_6</sub> (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level V <sub>det1_7</sub> (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level V <sub>det1_8</sub> (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level V <sub>det1_9</sub> (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level V <sub>det1_A</sub> (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level V <sub>det1_B</sub> (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level V <sub>det1_C</sub> (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level V <sub>det1_D</sub> (2)	At the falling of Vcc	3.90	4.15	4.45	V
–	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	V <sub>det1_0</sub> to V <sub>det1_5</sub> selected	–	0.07	–	V
		V <sub>det1_6</sub> to V <sub>det1_F</sub> selected	–	0.10	–	V
–	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (V <sub>det1_0</sub> – 0.1) V	–	60	150	μs
–	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	–	1.7	–	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		–	–	100	μs

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

**Table 5.17 Electrical Characteristics (1) [4.2 V ≤ Vcc ≤ 5.5 V]**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
VOH	Output "H" voltage	Other than XOUT	Drive capacity High Vcc = 5 V Drive capacity Low Vcc = 5 V	I <sub>OH</sub> = -20 mA I <sub>OH</sub> = -5 mA	Vcc - 2.0 Vcc - 2.0	- -	Vcc Vcc
		XOUT	Vcc = 5 V	I <sub>OH</sub> = -200 μA	1.0	-	Vcc V
	VOL	Output "L" voltage	Other than XOUT	Drive capacity High Vcc = 5 V Drive capacity Low Vcc = 5 V	I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 5 mA	- -	2.0 2.0
VT+VT-	Hysteresis	XOUT	Vcc = 5 V	I <sub>OL</sub> = 200 μA	-	-	0.5 V
		RESET			0.1	1.2	- V
IIH	Input "H" current		VI = 5 V, Vcc = 5.0 V		-	-	5.0 μA
IIL	Input "L" current		VI = 0 V, Vcc = 5.0 V		-	-	-5.0 μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V		25	50	100 kΩ
R <sub>TXIN</sub>	Feedback resistance	XIN			-	0.3	- MΩ
R <sub>TXCIN</sub>	Feedback resistance	XCIN			-	8	- MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode		1.8	-	- V

Note:


1. 4.2 V ≤ Vcc ≤ 5.5 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Timing Requirements**


(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

**Table 5.19 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
tWL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.8 External Clock Input Timing Diagram when Vcc = 5 V****Table 5.20 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	100	—	ns
tWH(TRAIO)	TRAIO input "H" width	40	—	ns
tWL(TRAIO)	TRAIO input "L" width	40	—	ns


**Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V**

**Timing requirements**


(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

**Table 5.25 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
tWL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs


**Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V****Table 5.26 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	300	—	ns
tWH(TRAIO)	TRAIO input "H" width	120	—	ns
tWL(TRAIO)	TRAIO input "L" width	120	—	ns

**Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V**

**Table 5.33 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK <i>i</i> input cycle time	800	—	ns
$t_{w(CKH)}$	CLK <i>i</i> input "H" width	400	—	ns
$t_{w(CKL)}$	CLK <i>i</i> input "L" width	400	—	ns
$t_{d(C-Q)}$	TXD <i>i</i> output delay time	—	200	ns
$t_{h(C-Q)}$	TXD <i>i</i> hold time	0	—	ns
$t_{su(D-C)}$	RXD <i>i</i> input setup time	150	—	ns
$t_{h(C-D)}$	RXD <i>i</i> input hold time	90	—	ns

 $i = 0 \text{ to } 2$ **Figure 5.18 Serial Interface Timing Diagram when  $V_{cc} = 2.2 \text{ V}$** **Table 5.34 External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0, 1, 3$ ) Input, Key Input Interrupt  $\overline{\text{K}}_i$  ( $i = 0 \text{ to } 3$ )**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 <sup>(1)</sup>	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 <sup>(2)</sup>	—	ns


Notes:

- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input HIGH width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input LOW width of either (1/digital filter clock frequency  $\times$  3) or the minimum value of standard, whichever is greater.

**Figure 5.19 Input Timing Diagram for External Interrupt INT*i* and Key Input Interrupt K*i* when  $V_{cc} = 2.2 \text{ V}$**

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.



REVISION HISTORY		R8C/33C Group Datasheet	
Rev.	Date	Description	
		Page	Summary
0.01	Sep. 01, 2009	–	First Edition issued
1.00	Aug. 24, 2010	All 4 26 to 52	“Preliminary” and “Under development” deleted Table1.3 revised “5. Electrical Characteristics” added

All trademarks and registered trademarks are the property of their respective owners.