



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21334cdfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33C Group.

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	 Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		 Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		 Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/33C Group.
	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	 Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 27, selectable pull-up resistor
		High current drive ports: 27
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz),
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (nign-speed clock, low-speed clock, nign-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupto		Real-time clock (timer RE)
interrupts		• Number of Interrupt Vectors, 69
		 External interrupt. 7 (INT × 3, Key input × 4) Priority loyale: 7 loyala
Watchdog Tim	or	• 14 bits x 1 (with prescaler)
watchuog nin	ei	Posot start solostable
		 I ow-speed on-chin oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	
		Activation sources: 23
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 hits x 1 (with 8-hit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Imer mode (input capture function, output compare function), PWM mode
	Timer DF	(output 3 pins), PVVIVI2 mode (PVVIVI output pin)
		O UIS X I Real-time clock mode (count seconds minutes hours days of week) output
		compare mode

Table 1.1 Specifications for R8C/33C Group (1)



Item	Function	Specification	
Serial	UART0, UART1	Clock synchronous serial I/O/UART × 2 channel	
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function	
Synchronous S	Serial	1 (shared with I ² C-bus)	
Communication	n Unit (SSU)		
I ² C bus		1 (shared with SSU)	
LIN Module		Hardware LIN: 1 (timer RA, UART0)	
A/D Converter		10-bit resolution \times 12 channels, includes sample and hold function, with sweep mode	
D/A Converter		8-bit resolution × 2 circuits	
Comparator B		2 circuits	
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V 	
		 Programming and erasure endurance: 10,000 times (data flash) 	
		1,000 times (program ROM)	
		 Program security: ROM code protect, ID code check 	
		 Debug functions: On-chip debug, on-board flash rewrite function 	
		 Background operation (BGO) function 	
Operating Free	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)	
Voltage		f(XIN) = 5 MHZ (VCC = 1.8 to 5.5 V)	
Current Consu	mption	Typ. 6.5 mA (VCC = 5.0 V, $f(XIN) = 20 \text{ MHz}$)	
		Typ. 3.5 mA (VCC = 3.0 V, I(XIN) = 10 MHZ) Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz))	
		Typ. 2.0 μ A (VCC = 3.0 V, stop mode)	
Operating Ambient Temperature		-20 to 85°C (N version)	
		-40 to 85°C (D version) ⁽¹⁾	
Package		32-pin LQFP	
		Package code: PLQP0032GB-A (previous code: 32P6U-A)	

Table 1.2 Specifications for R8C/33C Group (2)

Note: 1. Specify the D version if D version functions are to be used.



Current of Aug 2010

1.2 **Product List**

Table 1.3 lists Product List for R8C/33C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33C Group.

Part No	ROM C	Capacity	RAM	RAM Backage Type	
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F21331CNFP	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	N version
R5F21332CNFP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A	
R5F21334CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	
R5F21335CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21331CDFP	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	D version
R5F21332CDFP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A	
R5F21334CDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	
R5F21335CDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	

Table 1.3 Product List for R8C/33C Group



Part Number, Memory Size, and Package of R8C/33C Group Figure 1.1

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.



RENESAS

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXXh
00C1h			00000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h			00000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h		101	000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh		100	000000XXb
0000Dh	A/D Register 6	AD6	XXh
00000h	A D Register 0	ADU	00000226
00CEh	A/D Register 7		XXh
00CEh			000000XXb
0000111			0000000000
00D0h			
00D1h			
00020			
00D311	A/D Mode Register		00b
000411	A/D Input Soloet Pagister		1100000b
000001			00b
00D7h	A/D Control Register 1	ADCON1	
00D8h	D/A0 Register	DAO	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh		-	
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh			

SFR Information (4)⁽¹⁾ Table 4.4



Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
01500			
01570			
0150h			
0154h			
015Rh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	0000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
01700			
01726			
0172h			
01746		ł	
0175h			
0176h			
0177h			
0178h		1	
0179h		1	
017Ah		İ	
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

SFR Information (6)⁽¹⁾ Table 4.6



Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
010211			00h
01830		TRUPSRI	oon
0184h			
0185h			
0186h			
0187h			
0188h	11ARTO Pin Select Register	LIOSP	00b
01001			00h
01890	UARTI PIN Select Register	UISR	001
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrunt Input Pin Select Register	INTSR	00h
010Eh	1/O Eurotion Din Soloot Register	DINSP	00h
010FII	I/O FUNCTION FIN Select Register	FINSK	0011
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	EEh
01055	00 Transmit Data Negister L/ 110 bus transmit Data Negister (~)		EE6
0195h	55 Transmit Data Register H (4)	331DKH	
0196h	SS Receive Data Register L / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Pogistor H / IIC hus Control Pogistor 1 (2)	SSCRH / ICCR1	00h
013011			04444045
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	011111016
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
010Ch	CC Status Register / IIC hus Status Register (2)	SSD / ICSD	00b / 0000X000b
01901			
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01/10/1			
014.05			
UIAZh			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01496			
UTAON			
U1A9h			
01AAh			
01ABh			
01ACh			
01ADh			
014Fh			
		1	
01B0h			
01B1h			
01B1h 01B2h	Flash Memory Status Register	FST	10000X00b
01B1h 01B2h 01B3h	Flash Memory Status Register	FST	10000X00b
01B1h 01B2h 01B3h 01B4h	Flash Memory Status Register	FST FMR0	10000X00b
01B1h 01B2h 01B3h 01B4h 01B5b	Flash Memory Status Register Flash Memory Control Register 0	FST FMR0 FMR1	10000X00b 00h
01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1	FST FMR0 FMR1	10000X00b 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01B8b	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01B9h 01BBh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BBh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BCh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h

SFR Information (7)⁽¹⁾ Table 4.7

X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXn
2C07h	DTC Transfer Vector Area		XXn
2008h	DTC Transfer Vector Area		
2C090	DTC Transfer Vector Area		XXh
200AII	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXN
2044n			
2045h			
2C401			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h		01001	XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXn
2C530			XXh
2054h			XXh
2000h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh		DTOD (XXh
2C60h	DIC Control Data 4	DTCD4	XXN
2061h			
2002N			
2003II 2064b			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
206Fh			770

SFR Information (9)⁽¹⁾ Table 4.9

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h		-	XXh
2CB2h			XXh
200211			XXII
2CB3N			XXn
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2007h	DTC Control Data 15	DTCD15	XXh
2000h	DIC Control Data 15	DICDIS	
20090			XAN
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBFh			XXh
2CBEb			XXh
2001 h	DTC Control Data 16	DTCD16	XXh
20001		DICDI6	
2001h			XXn
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2006h			XXh
200011			XXb
200711	DTO Ocartasi Data 47	DTOD47	
2008h	DIC Control Data 17	DICDI7	XXn
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
200Eh			YVh
2001 h	DTC Control Data 18		XXh
20001		DICDI8	
2CD1h			XXN
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2007h	DTC Control Data 10	DTCD10	YYh
20000		010013	VVb
20090			
2CDAh			7.XU
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2051H	DTC Control Data 20	DTCD20	XXh
20101		010020	VVh
20E111			
2CE2h			7.XU
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2000	DTC Control Data 21	DTCD21	XXb
20501		010021	
20E9h			
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CFFh			XXh
20EEb			XXb
206111		1	7770

SFR Information (11)⁽¹⁾ Table 4.11



Table 4.12	SFR Information	(12) ⁽¹⁾
------------	-----------------	---------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			-
2FFFh			

2FFFh

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 **ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF/h	ID6		(Note 2)
:			
FFFBh	וטו		(Note 2)
:		0.50	
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 1. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

2. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



5. Electrical Characteristics

Table 5.1	Absolute	Maximum	Ratings
-----------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C



Symbol	Paramotor	Condition		Linit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
Vdet0	Voltage detection level Vdet0_0 ⁽²⁾		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 ⁽²⁾		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 ⁽²⁾		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 ⁽²⁾		3.55	3.80	4.05	V
-	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	-	6	150	μS
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Table 5.8	Voltage Detection	0 Circuit Electrical	Characteristics
Table 5.0	vollage Delection	U CITCUIL Electrical	Characteristics

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.9	Voltage Detection	1 Circuit Electrical	Characteristics
	<u> </u>		

Symbol	Parameter	Condition		Unit		
Symbol	T arameter	Condition	Min.	Тур.	Max.	Onit
Vdet1	Voltage detection level Vdet1_0 ⁽²⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽²⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽²⁾	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽²⁾	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽²⁾	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽²⁾	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	-	0.07	-	V
		Vdet1_6 to Vdet1_F selected		0.10	-	V
_	Voltage detection 1 circuit response time ⁽³⁾	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		-	-	100	μS

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Symbol	Parameter	Condition	Standard			Linit
Symbol	i alametei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		_	_	100	μS

Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

 Table 5.11
 Power-on Reset Circuit ⁽²⁾

Symbol	Parameter	Condition		Standard			
	Faranielei	Condition	Min.	Тур.	Max.	Unit	
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec	

Notes:

- 1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



 tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics







Symbol	Parameter	Condition	St	Standard			
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit	
tSCL	SCL input cycle time		12tcyc + 600 (2)	-	-	ns	
t SCLH	SCL input "H" width		3tcyc + 300 (2)	-	-	ns	
tSCLL	SCL input "L" width		5tcyc + 500 (2)	-	-	ns	
tsf	SCL, SDA input fall time		-	-	300	ns	
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc (2)	ns	
t BUF	SDA input bus-free time		5tcyc (2)	-	-	ns	
t STAH	Start condition input hold time		3tcyc (2)	-	-	ns	
t STAS	Retransmit start condition input setup time		3tcyc (2)	-	-	ns	
t STOP	Stop condition input setup time		3tcyc (2)	-	-	ns	
tSDAS	Data input setup time		1tcyc + 40 ⁽²⁾	-	-	ns	
t SDAH	Data input hold time		10	-	-	ns	

 Table 5.16
 Timing Requirements of I²C bus Interface ⁽¹⁾

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)



Figure 5.7 I/O Timing of I²C bus Interface



Symbol	Parameter		Conditi	Condition		Standard		
Symbol	Par	ameter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Іон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		Іон = -200 μА	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	-	-	0.5	V
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V
		XOUT		IOL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET	Vcc = 3.0 V		0.1	0.4	_	V
Ін	Input "H" current	•	VI = 3 V, Vcc = 3.0 V	/	-	-	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	/	-	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	/	42	84	168	kΩ
Rfxin	Feedback resistance	XIN			l	0.3	_	MΩ
RfXCIN	Feedback resistance	XCIN			-	8	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

Table 5.23	Electrical Characteristics	(3) [2.7 V \leq Vcc $<$ 4.2 V]
------------	----------------------------	---------------------------------	---

Note:

1. 2.7 V \leq Vcc < 4.2 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.



Table 5.30Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	i arameter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pips are open	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	2.2	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7		mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	_	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	-	μA



Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.31 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	200	-	ns
twh(xout)	XOUT input "H" width	90	-	ns
twl(xout)	XOUT input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twL(XCIN)	XCIN input "L" width	7	-	μS



Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.32 TRAIO Input

Symbol	Parameter	Standard		Linit
		Min.	Max.	Ofine
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	-	ns
twl(traio)	TRAIO input "L" width	200	-	ns



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V



Table 5.33 Seri	ial Interface
-----------------	---------------

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 to 2



Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.34 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Lloit
		Min.	Max.	Onit
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	-	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

