

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
oduct Status	Active
re Processor	R8C
re Size	16-Bit
eed	20MHz
nnectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
ripherals	POR, PWM, Voltage Detect, WDT
ımber of I/O	27
ogram Memory Size	16KB (16K x 8)
gram Memory Type	FLASH
PROM Size	4K x 8
/I Size	1.5K x 8
age - Supply (Vcc/Vdd)	1.8V ~ 5.5V
ca Converters	A/D 12x10b; D/A 2x8b
illator Type	Internal
erating Temperature	-20°C ~ 85°C (TA)
unting Type	Surface Mount
ckage / Case	32-LQFP
pplier Device Package	32-LQFP (7x7)
chase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21334cnfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/33C Group 1. Overview

# 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

R8C/33C Group 1. Overview

# 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outline the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

R8C/33C Group 3. Memory

# 3. Memory

# 3.1 R8C/33C Group


Figure 3.1 is a Memory Map of R8C/33C Group. The R8C/33C Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

Internal ROM			Internal RAM		
Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh	
4 Kbytes	0F000h	1	512 bytes	005FFh	
8 Kbytes	0E000h	-	1 Kbyte	007FFh	
16 Kbytes	0C000h	ı	1.5 Kbytes	009FFh	
24 Kbytes	0A000h	-	2 Kbytes	00BFFh	
32 Kbytes	08000h	-	2.5 Kbytes	00DFFh	
	4 Kbytes 8 Kbytes 16 Kbytes 24 Kbytes	Size         Address 0YYYYh           4 Kbytes         0F000h           8 Kbytes         0E000h           16 Kbytes         0C000h           24 Kbytes         0A000h	Size         Address 0YYYYh         Address ZZZZZh           4 Kbytes         0F000h         -           8 Kbytes         0E000h         -           16 Kbytes         0C000h         -           24 Kbytes         0A000h         -	Size         Address 0YYYYh         Address ZZZZZh         Size           4 Kbytes         0F000h         -         512 bytes           8 Kbytes         0E000h         -         1 Kbyte           16 Kbytes         0C000h         -         1.5 Kbytes           24 Kbytes         0A000h         -         2 Kbytes	

Figure 3.1 Memory Map of R8C/33C Group

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	r og otte	Cy	7.11.0. 11.0001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0147H			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014EII			
014FI1			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	LIADTA Transmit Duffer Desister	חדאו	VVh
	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0163h 0164h	UART1 Transmit/Receive Control Register 0	U1C0	XXh 00001000b
0163h 0164h 0165h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b
0163h 0164h 0165h 0166h	UART1 Transmit/Receive Control Register 0	U1C0	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b
0163h 0164h 0165h 0166h 0167h 0168h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 01778h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0172h 0173h 0174h 0175h 0176h 0179h 0178h 0179h 017Ah 0178h 017Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	GGG/IIG T III GGIGGE TEGGIGGG	000110011	0011
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	1/O Function Fin Select Register	FINSK	0011
0191h			
0192h	DO DIVO		
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h		SSCRH / ICCR1	00h
	SS Control Register H / IIC bus Control Register 1 (2)	SSCRL / ICCR2	01111101b
0199h	SS Control Register L / IIC bus Control Register 2 (2)		
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh	The state (toglete) 2 / Clare / taglete.		
019Fh			
01A0h			
01A1h			
01A111			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ACh			
01ACh 01ADh 01AEh			
01ACh 01ADh 01AEh 01AFh			
01ACh 01ADh 01AEh 01AFh 01B0h			
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h	Flash Memory Status Register	FST	10000000
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h	Flash Memory Status Register	FST	10000X00b
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h	-		
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h	Flash Memory Control Register 0	FMR0	00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Control Register 0	FMR0	00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01ACh 01ADh 01AEh 01AFh 01BOh 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BAh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h

X: Undefined
Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (9) (1) Table 4.9

Table 4.5	Of It information (5)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h 2C09h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh XXh
2CUAII	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h	2.0 0011110124140	2.020	XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh XXh
2C5Fh	DTC Control Data 4	DTCD4	
2C60h	DTC Control Data 4	D1CD4	XXh
2C61h 2C62h			XXh XXh
2C62h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	DIO Contitui Data 3	DICDS	XXh
2C69h			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
ZOUFII			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) <sup>(1)</sup> **Table 4.10** 

	` · ·		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			
			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			
			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	D TO COMMON DAMA C	51050	XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
	DTC Control Data To	DICDIO	
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
	DTO Control Data 44	DTODAA	
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
			VVb
2C9Fh	DT0.0		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
		1	
2CAEh 2CAFh			XXh XXh

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) <sup>(1)</sup> **Table 4.11** 

14510 4.1	or it illiorination (11)		
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h	]		XXh
2CB4h			XXh
2CB5h	1		XXh
2CB6h			XXh
2CB7h	†		XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	B 10 Control Bata 10	B10B10	XXh
2CBAh	-		XXh
2CBBh	-		XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h	]		XXh
2CC3h			XXh
2CC4h	1		XXh
2CC5h	1		XXh
2CC6h	1		XXh
2CC7h	-		XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h	Die Control Data 17	БТОВТ	XXh
2CCAh	4		XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h	]		XXh
2CD3h			XXh
2CD4h	1		XXh
2CD5h			XXh
2CD6h	†		XXh
2CD7h	-		XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h	Die Control Data 19	БТОБТ9	XXh
	4		
2CDAh	4		XXh
2CDBh	-		XXh
2CDCh	-		XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h	1		XXh
2CE5h	1		XXh
2CE6h	1		XXh
2CE7h	1		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h	D 10 Oomiloi Dala 21	D10021	XXh
2CE9fi 2CEAh	4		
	4		XXh
2CEBh	-		XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh
V: Undofined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.2 **Recommended Operating Conditions** 

Symbol	Parameter		Conditions		Standard		Unit		
Symbol		Ра	rameter		Conditions	Min.	Тур.	Max.	Uni
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	-	V
Vih	Input "H" voltage	Other th	an CMOS in	put		0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	-	Vcc	V
		input	switching : 0.35 Vcc	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l clock input	(XOUT)		1.2	_	Vcc	V
VIL	Input "L" voltage		an CMOS in			0	_	0.2 Vcc	V
	put = voltage	CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.4 Vcc	V
		Input level sel		1.8 V ≤ Vcc < 2.7 V	0		0.0 Vcc	V	
			Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V	
				: 0.7 Vcc	2.7 V ≤ Vcc ≤ 3.5 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
		Evtorno	l clock input	(VOLIT)	1.0 V ≤ VCC < 2.7 V	0		0.33 VCC	V
IOH(sum)	Peak sum output		all pins IOH(pe			-	_	-160	mA
IOH(Sum)	"H" current			,					1117
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(av	/g)		_	I	-80	mA
IOH(peak)	Peak output "H"	Drive ca	pacity Low			_	ı	-10	mΑ
	current	Drive ca	pacity High			-	-	-40	mA
IOH(avg)	Average output	Drive ca	pacity Low			-	-	-5	mA
	"H" current	Drive ca	pacity High			-	-	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of	all pins IOL(pe	eak)		-	-	160	m/
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(av	rg)		-	-	80	m/
IOL(peak)	Peak output "L"	Drive ca	pacity Low			_	_	10	m/
	current		pacity High			_	-	40	m/
IOL(avg)	Average output		pacity Low			_	_	5	m/
, ,,	"L" current		pacity High			_	_	20	m/
f(XIN)	XIN clock input os				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	МН
` ,			' '		1.8 V ≤ Vcc < 2.7 V	_	_	5	МН
f(XCIN)	XCIN clock input of	scillation	frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kH:
fOCO40M	When used as the			r RC <sup>(3)</sup>	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	МН
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	<del>  -</del>	_	20	МН
.5551	i i i i i i i i i i i i i i i i i i i	,			1.8 V ≤ VCC ≤ 3.3 V	_	_	5	MH
_	System clock freq	uency			2.7 V ≤ VCC ≤ 5.5 V	_	_	20	MH
	Cycloin Glock neq	acricy			1.8 V ≤ VCC ≤ 3.3 V	_	_	5	MH
f(BCLK)	CPU clock freque	ncv			2.7 V ≤ Vcc ≤ 5.5 V	_		20	MH
I(DOLK)	or o clock frequer	ioy			1.8 V ≤ Vcc ≤ 3.3 V	_	_	5	MH

- Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
   The average output current indicates the average value of current measured during 100 ms.
   fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Condition		Unit		
Symbol			Min.	Тур.	Max.	Offic
=	Resolution		-	-	8	Bit
_	Absolute accuracy		-	-	2.5	LSB
<b>t</b> su	Setup time		-	-	3	μS
Ro	Output resistor		-	6	-	kΩ
l∨ref	Reference power input current	(Note 2)	-	_	1.5	mA

## Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and  $Topr = -20 \text{ to } 85^{\circ}C$  (N version)  $/ -40 \text{ to } 85^{\circ}C$  (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

# **Table 5.5** Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	=	Vcc + 0.3	V
_	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	_	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	=	17.5	=	μΑ

- 1. VCC = 2.7 to 5.5 V,  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

5. Electrical Characteristics R8C/33C Group

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Lloit		
Symbol		Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	-	_	times
_	Byte program time		-	80	500	μs
_	Block erase time		-	0.3	=	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	-	μS
_	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	-	60	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	-	_	year

- Notes:
  1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance
    - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
    - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
  - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
  - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
  - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
  - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
  - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Unit
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8  V to  5.5  V $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8  V to  5.5  V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	35.389	36.864	38.338	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8  V to  5.5  V -40°C \le Topr \le 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8  V to  5.5  V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	30.72	32	33.28	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	400	=	μΑ

#### Notes:

- 1. Vcc = 1.8 to 5.5 V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ

## Note:

1. Vcc = 1.8 to 5.5 V,  $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), unless otherwise specified.

**Table 5.14** Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		=	=	2,000	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Symbol	Dorometer		Conditions		Lloit			
Symbol	Paramete	Parameter		Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle tim	e		4	1	-	tcyc (2)	
tHI	SSCK clock "H" width	)		0.4	-	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc	
trise	SSCK clock rising	Master		=	1	1	tcyc (2)	
	time	Slave		-	1	1	μS	
tFALL	SSCK clock falling time	Master		=	_	1	tcyc (2)	
		Slave		-	_	1	μS	
tsu	SSO, SSI data input	SSO, SSI data input setup time		100	1	-	ns	
tH	SSO, SSI data input	hold time		1	_	=	tcyc (2)	
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns	
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns	
top	SSO, SSI data outpu	t delay time		=	1	1	tcyc (2)	
tsa	SSI slave access time	е	2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns	
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns	
tor	SSI slave out open ti	me	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns	
				-	=	1.5tcyc + 200	ns	

<sup>1.</sup> Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

<sup>2.</sup> 1tcyc = 1/f1(s)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Symbol	Parameter		Condition		Sta	Unit		
Symbol		Parameter	Condition		Min.	Тур.	Max.	Onit
Vон	Output	Other than XOUT	Drive capacity High Vcc = 5 V	lон = −20 mA	Vcc - 2.0	=	Vcc	V
	"H" voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	$IOH = -200 \mu A$	1.0	_	Vcc	V
Vol	Output	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	_	2.0	V
	"L" voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	=	=	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.1	1.2	_	V V
lін	Input "H" cur	rent	VI = 5 V, Vcc = 5.0 V		-	-	5.0	μΑ
lı∟	Input "L" cur	rent	VI = 0 V, Vcc = 5.0 V		-	1	-5.0	μΑ
RPULLUP	Pull-up resis	tance	VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	=	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	1	_	V

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.18 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Standard				
				Min.	Тур.	Max.	Unit	
Icc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA	
Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA		
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA	
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2		mA	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5		mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	_	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division	_	85	400	μА	
			FMR27 = 1, VCA20 = 0  XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	-	μА	
		Wait mode	NIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	100	μА	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μА		
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	-	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	=	5.0	_	μА	

Table 5.24 Electrical Characteristics (4) [2.7 V  $\leq$  Vcc < 3.3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
				Min.	Тур.	Max.	
lcc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.0	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	4.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	ı	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	390	μА
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	400	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	90	μА
		Vol. 25 - Vol. 2	_	4	80	μА	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed	_	3.5	=	μА	
	Stop mode	VCA27 = VCA26 = VCA25 = 0, VCA20 = 1  XIN clock off, Topr = 25°C  High-speed on-chip oscillator off  Low-speed on-chip oscillator off  CM10 = 1  Peripheral clock off	-	2.0	5.0	μА	
			Peripheral clock off VCA27 = VCA26 = VCA25 = 0  XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	-	5.0	_	μА

Table 5.29 Electrical Characteristics (5) [1.8 V  $\leq$  Vcc < 2.7 V]

Symbol	Parameter		Condition		Si	Unit		
Symbol					Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	=	-	0.5	V
			Drive capacity Low	IoL = 1 mA	=	-	0.5	V
		XOUT		IOL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.20	_	V
Іін	Input "H" current		VI = 2.2 V, Vcc = 2.2	2 V	=	-	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 2.2 \	/	_	_	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 \	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	_	МΩ
RfXCIN	Feedback resistance	XCIN			=	8	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	-	V

<sup>1.</sup>  $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) / -40 to  $85^{\circ}\text{C}$  (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.30 Electrical Characteristics (6) [1.8 V  $\leq$  Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition			Standard		
Symbol	Parameter		Condition	Min.	Тур.	Max.	Uni
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2		mΑ
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	m/
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mΑ
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	=	1	_	mΑ
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	40		μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5		μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	-	μΑ

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

## 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

## 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

## 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

## 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

# 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



## SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141

© 2010 Renesas Electronics Corporation. All rights reserved.