

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
oduct Status	Obsolete
re Processor	R8C
re Size	16-Bit
eed	20MHz
nnectivity	I ² C, LINbus, SIO, SSU, UART/USART
ripherals	POR, PWM, Voltage Detect, WDT
ımber of I/O	27
ogram Memory Size	16KB (16K x 8)
gram Memory Type	FLASH
PROM Size	4K x 8
M Size	1.5K x 8
age - Supply (Vcc/Vdd)	1.8V ~ 5.5V
a Converters	A/D 12x10b; D/A 2x8b
cillator Type	Internal
erating Temperature	-20°C ~ 105°C (TA)
ounting Type	Surface Mount
ckage / Case	32-LQFP
pplier Device Package	32-LQFP (7x7)
chase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21334cyfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/33C Group 1. Overview

Specifications for R8C/33C Group (2) Table 1.2

Item	Function	Specification
Serial	UART0, UART1	Clock synchronous serial I/O/UART x 2 channel
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function
Synchronous	Serial	1 (shared with I ² C-bus)
Communication	n Unit (SSU)	
I ² C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function, with sweep mode
D/A Converter	•	8-bit resolution x 2 circuits
Comparator B		2 circuits
Flash Memory	,	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
		Background operation (BGO) function
Operating Free Voltage	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consu	umption	Typ. 6.5 mA (VCC = 5.0 V, $f(XIN)$ = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, $f(XIN)$ = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode ($f(XCIN)$ = 32 kHz)) Typ. 2.0 μ A (VCC = 3.0 V, stop mode)
Operating Am	bient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A)

Note:
 1. Specify the D version if D version functions are to be used.

R8C/33C Group 1. Overview

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outline the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

R8C/33C Group 1. Overview

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/33C Group 3. Memory

3. Memory

3.1 R8C/33C Group


Figure 3.1 is a Memory Map of R8C/33C Group. The R8C/33C Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

Internal ROM			Internal RAM		
Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh	
4 Kbytes	0F000h	1	512 bytes	005FFh	
8 Kbytes	0E000h	-	1 Kbyte	007FFh	
16 Kbytes	0C000h	ı	1.5 Kbytes	009FFh	
24 Kbytes	0A000h	-	2 Kbytes	00BFFh	
32 Kbytes	08000h	-	2.5 Kbytes	00DFFh	
	4 Kbytes 8 Kbytes 16 Kbytes 24 Kbytes	Size Address 0YYYYh 4 Kbytes 0F000h 8 Kbytes 0E000h 16 Kbytes 0C000h 24 Kbytes 0A000h	Size Address 0YYYYh Address ZZZZZh 4 Kbytes 0F000h - 8 Kbytes 0E000h - 16 Kbytes 0C000h - 24 Kbytes 0A000h -	Size Address 0YYYYh Address ZZZZZh Size 4 Kbytes 0F000h - 512 bytes 8 Kbytes 0E000h - 1 Kbyte 16 Kbytes 0C000h - 1.5 Kbytes 24 Kbytes 0A000h - 2 Kbytes	

Figure 3.1 Memory Map of R8C/33C Group

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	r og otte	Cy	7.11.0. 11.0001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0147H			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014EII			
014FI1			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	LIADTA Transmit Duffer Desister	חדאו	VVh
	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0163h 0164h	UART1 Transmit/Receive Control Register 0	U1C0	XXh 00001000b
0163h 0164h 0165h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b
0163h 0164h 0165h 0166h	UART1 Transmit/Receive Control Register 0	U1C0	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b
0163h 0164h 0165h 0166h 0167h 0168h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 01778h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0172h 0173h 0174h 0175h 0176h 0179h 0178h 0179h 017Ah 0178h 017Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Addross	Pagistor	Symbol	After Reset
Address 01C0h	Register Address Match Interrupt Register 0	Symbol RMAD0	After Reset XXh
01C0h	Address Match Interrupt Register 0	RIVIADO	XXh
01C1h			
	Address Mattel luterment Frankla Danietes O	AIFDO	0000XXXXb
01C3h	Address Match Interrupt Enable Register 0 Address Match Interrupt Register 1	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h		AUED.	0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h		INTCMP	00h
01F7h 01F8h	Comparator B Control Register 0		
01F7h 01F8h 01F9h			
01F7h 01F8h 01F9h 01FAh	Comparator B Control Register 0 External Input Enable Register 0	INTEN	00h
01F7h 01F8h 01F9h 01FAh 01FBh	External Input Enable Register 0	INTEN	00h
01F7h 01F8h 01F9h 01FAh 01FBh 01FCh		INTEN	00h 00h
01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh	External Input Enable Register 0		
01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	External Input Enable Register 0		

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (12) (1) **Table 4.12**

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:		•	
2FFFh			

X: Undefined

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
: FFDBh	Option Function Select Register 2	OFS2	(Note 1)
: FFDFh	ID1		(Note 2)
FFE3h	ID2		(Note 2)
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
FFF3h	ID5		(Note 2)
FFF7h	ID6		(Note 2)
FFFBh	ID7		(Note 2)
FFFFh	Option Function Select Register	OFS	(Note 1)

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Note:

1. The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics R8C/33C Group

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions	Standard			- Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	-	_	times
_	Byte program time		-	80	500	μs
_	Block erase time		-	0.3	=	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	-	μS
_	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
=	Program, erase temperature		0	-	60	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	-	_	year

- Notes:
 1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
 - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
 - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
 - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristic	Table 5.7	Flash Memory ((Data flash Block A to Block D) Electrical Characteristics
--	-----------	----------------	--------------------------------	------------------------------

Symbol	Parameter	Conditions	Standard		Unit	
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	-	-	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	=	-	μS
_	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		-20 (7)	-	85	°C
_	Data hold time (8)	Ambient temperature = 55 °C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.10 Voltage Detection 2 Circuit Electrical Charact	teristics
---	-----------

Cumbal	Parameter	Condition		Standard	l	Unit
Symbol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	=	50,000	mV/msec

Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware (REJ09B0570) for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.19 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanetei	Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
tWL(XCIN)	XCIN input "L" width	7	-	μS




Figure 5.8 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.20 TRAIO Input

Symbol	Parameter	Stan	Max.	Unit
Symbol	raidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	=	ns
tWL(TRAIO)	TRAIO input "L" width	40	_	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.24 Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
				Min.	Тур.	Max.	
CC	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA
	High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.0	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	4.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	ı	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	390	μА
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	=	80	400	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	=	40	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	90	μА
			VCA27 = VCA26 = VCA25 = 0, VCA26 = 1 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed	=	3.5	-	μА	
	Stop mode	VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	-	2.0	5.0	μА	
			VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	=	5.0	=	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Min. Max. 50 – 24 –	Unit	
Symbol	Falanietei	Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	=	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.26 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
Symbol	raidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	=	ns
tWL(TRAIO)	TRAIO input "L" width	120	-	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.27 Serial Interfa	ice	Interfa	П	Seria	.27	5.	Table	•
---------------------------	-----	---------	---	-------	-----	----	-------	---

Symbol	Parameter CLKi input cycle time CLKi input "H" width CLKi Input "L" width TXDi output delay time TXDi hold time RXDi input setup time	Standard		Unit	
Symbol	Faidilletei	Min.	Max.	Offic	
tc(CK)	CLKi input cycle time	300	-	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.28 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Oill
tW(INH)	ĪNTi input "H" width, Kli input "H" width	380 (1)	-	ns
tW(INL)	ĪNTi input "L" width, Kli input "L" width	380 (2)	-	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5.29 Electrical Characteristics (5) [1.8 V \leq Vcc < 2.7 V]

Symbol	Par	ameter	Conditi	on	Si	tandard		Unit
Symbol	Fai	ametei	Conditi	OH	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		$IOH = -200 \mu A$	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	=	-	0.5	V
			Drive capacity Low	IoL = 1 mA	=	-	0.5	V
		XOUT		IOL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.20	_	V
lін	Input "H" current	ı	VI = 2.2 V, Vcc = 2.2	2 V	=	=	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 2.2 \	/	_	_	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 \	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	_	МΩ
RfXCIN	Feedback resistance	XCIN			=	8	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

^{1.} $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.30 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition	,	Standard	t	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	5
CC	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2		mΑ
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mΑ
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	-	1	=	mA
	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μΑ	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	350	μΑ
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	40		μΑ	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5		μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μΑ

REVISION HISTORY	R8C/33C Group Datasheet
------------------	-------------------------

Rev.	Date	Description	
		Page	Summary
0.01	Sep. 01, 2009	_	First Edition issued
1.00	Aug. 24, 2010	All	"Preliminary" and "Under development" deleted
		4	Table1.3 revised
		26 to 52	"5. Electrical Characteristics" added

All trademarks and registered trademarks are the property of their respective owners.