



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21335cdfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Current of Aug 2010

1.2 **Product List**

Table 1.3 lists Product List for R8C/33C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33C Group.

Part No	ROM Capacity		RAM	Backago Typo	Pomarks	
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	Remarks	
R5F21331CNFP	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	N version	
R5F21332CNFP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A		
R5F21334CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A		
R5F21335CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A		
R5F21336CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A		
R5F21331CDFP	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	D version	
R5F21332CDFP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A		
R5F21334CDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A		
R5F21335CDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A		
R5F21336CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A		

Table 1.3 Product List for R8C/33C Group



Part Number, Memory Size, and Package of R8C/33C Group Figure 1.1

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			1
003Ch			1
003Dh		1	
00301			
003EN			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
004411			
00450			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	IIART2 Transmit Interrunt Control Register	S2TIC	XXXXX000b
004Dh	UART2 Transmit interrupt Control Degister	02110 02000	XXXXX000b
004Ch		SZRIC	
004Dh	Key input Interrupt Control Register	KUPIC	XXXXXUUUb
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			1
0051h	LIARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
00525	UIADTO Paceiva Interrupt Control Pagietor	SORIC	XXXXX000b
00520			
0053h	UAKII Iransmit Interrupt Control Register	51110	
0054h	UARI1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			<u> </u>
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0050h	INT1 Interrupt Control Bogistor	INTIC	XX00X000b
005911		INTIC	XX00X000D
005Ah	IN 13 Interrupt Control Register	INTSIC	XXUUXUUUb
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
000011			
00610			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
00696		1	
00001			
00090			
UUGAh			
006Bh			
006Ch			<u> </u>
006Dh			
006Eh			1
006Fh			1
0070h			t
00716			ł
0070	Voltage Manitor 4 Interrupt Carter Devictor	VONDALO	XXXXX000L
0072h	voltage inionitor 1 Interrupt Control Register	VOMPTIC	
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			1
0077h		1	1
00786		+	1
00701			ł
00790			l
007Ah		1	
007Bh			
007Ch			
007Dh			
007Dh 007Fh			
007Dh 007Eh 007Eb			

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009An			
009BN			
00901			
009Dh			
009Eh			
0040h	LIARTO Transmit/Receive Mode Register	LIOMP	00b
00A0h		LIOBRG	XXh
00A1h	UARTO Transmit Buffer Register	LIOTR	XXh
00A2h		0015	XXh
00A4h	LIARTO Transmit/Receive Control Register 0	LIOCO	00001000b
00A5h	UARTO Transmit/Receive Control Register 0	U0C1	0000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A7h		00112	XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh		02.0	XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	-		XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X000000b
00BFh	UART2 Special Mode Register	U2SMR	X000000b

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset	
0100h	Timer RA Control Register	TRACR	00h	
0101h	Timer RA I/O Control Register	TRAIOC	00h	
0102h	Timer RA Mode Register	TRAMR	00h	
0103h	Timer RA Prescaler Register	TRAPRE	FFh	
0104h	Timer RA Register	TRA	FFh	
0105h	LIN Control Register 2	LINCR2	00h	
0106h	LIN Control Register	LINCR	00h	
0107h	LIN Status Register	LINST	00h	
0108h	Timer RB Control Register	TRBCR	00h	
0109h	Timer RB One-Shot Control Register	TRBOCR	00h	
010Ah	Timer RB I/O Control Register	TRBIOC	00h	
010Bh	Timer RB Mode Register	TRBMR	00h	
010Ch	Timer RB Prescaler Register	TRBPRE	FFh	
010Dh	Timer RB Secondary Register	TRBSC	FFh	
010Eh	Timer RB Primary Register	TRBPR	FFh	
010Fh				
0110h				
0111h				
0112h				
0113h				
0114h				
0115h				
0116h				
0117h				
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h	
0110h	Timer RE Minute Data Register / Compare Data Register		00h	
011Ab	Timer RE Hour Data Register	TREHP	00h	
011Rh	Timer RE Day of Wook Data Register		00h	
011Ch	Timer RE Control Pogistor 1		00h	
011Dh	Timer RE Control Register 2	TRECRI	00h	
011Eh	Timer RE Count Source Select Register	TRECOR	00001000b	
011Eh	Timer RE Count Source Select Register	TRECOR	000010000	
01206	Timer PC Made Register	TROMP	01001000b	
01201	Timer RC Control Register 1		010010000	
01210	Timer RC Control Register 1		000	
01220	Timer RC Interrupt Enable Register		011100000	
0123h	Timer RC Status Register	TRUSK	01110000b	
01240	Timer RC I/O Control Register 0		100010000	
0125h	Timer RC I/O Control Register 1	TRUIURI	100010000	
01260	limer RC Counter	IRC	oon	
0127h		TROOPA		
0128h	Timer RC General Register A	TRUGRA	FFN	
0129h		TROOPR	FFN	
012Ah	Timer RC General Register B	TRUGRB	FFN	
012Bh		TROOPO	FFN	
012Ch	limer KU General Register U	TRUGRU		
012Dh	Times DO Osmand Devictor D	TROOPR		
012Eh	Imer KU General Register D	TRUGRD		
012Fh	Times DO Osutad De richer 0	TDOODO		
0130h		TRUCK2	000110000	
0131h			UUN	
0132h	Timer KU Output Master Enable Register	TROUER	U1111111D	
0133h	Imer KU Irigger Control Register	TRUADUR	UUN	
0134h				
0135h				
0136h				
0137h				
0138h				
0139h				
013Ah				
013Bh				
013Ch				
013Dh				
013Eh				
013Fh				

SFR Information (5)⁽¹⁾ Table 4.5

Note: 1. The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
01500			
01570			
0150h			
0154h			
015Rh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	0000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh
0167h			XXh
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
01700			
01726			
0172h			
01746		ł	
0175h			
0176h			
0177h			
0178h		1	
0179h		1	
017Ah		İ	
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

SFR Information (6)⁽¹⁾ Table 4.6

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
010211			00h
01830		TRUPSRI	oon
0184h			
0185h			
0186h			
0187h			
0188h	11ARTO Pin Select Register	LIOSP	00b
01001			00h
01890	UARTI PIN Select Register	UISR	001
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrunt Input Pin Select Register	INTSR	00h
010Eh	1/O Eurotion Din Soloot Register	DINSP	00h
010FII	I/O FUNCTION FIN Select Register	FINSK	0011
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	EEh
01055	00 Transmit Data Negister L/ 110 bus transmit Data Negister (~)		EE6
0195h	55 Transmit Data Register H (4)	331DKH	
0196h	SS Receive Data Register L / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Pogistor H / IIC hus Control Pogistor 1 (2)	SSCRH / ICCR1	00h
013011			04444045
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	011111016
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
010Ch	CC Status Register / IIC hus Status Register (2)	SSD / ICSD	00b / 0000X000b
01901			
019Dh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01/10/1			
014.05			
UIAZh			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01496			
UTAON			
U1A9h			
01AAh			
01ABh			
01ACh			
01ADh			
014Fh			
		1	
01B0h			
01B1h			
01B1h 01B2h	Flash Memory Status Register	FST	10000X00b
01B1h 01B2h 01B3h	Flash Memory Status Register	FST	10000X00b
01B1h 01B2h 01B3h 01B4h	Flash Memory Status Register	FST FMR0	10000X00b
01B1h 01B2h 01B3h 01B4h 01B5b	Flash Memory Status Register Flash Memory Control Register 0	FST FMR0 FMR1	10000X00b 00h
01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1	FST FMR0 FMR1	10000X00b 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B8h	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01B8b	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01B9h 01BBh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BBh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h
01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BCh	Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2	FST FMR0 FMR1 FMR2	10000X00b 00h 00h 00h

SFR Information (7)⁽¹⁾ Table 4.7

X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.



5. Electrical Characteristics

Table 5.1	Absolute	Maximum	Ratings
-----------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C



Symbol	ol Parameter		Conditions	Standard			LInit		
Symbol		Га	lameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Vih	Input "H" voltage	Other th	nan CMOS in	put		0.8 Vcc	_	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V < Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
		-	function		$1.8 V \le Vcc \le 2.7 V$	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	$40V \le Vcc \le 55V$	0.65 Vcc		Vcc	V
				: 0.5 Vcc	$27 V \le V \le 40 V$	0.7 Vcc		Vcc	V
					$1.8 V \le Vcc \le 2.7 V$	0.8 Vcc	_	Vcc	V
				Input level selection	$1.0 V \le V \le 5.5 V$	0.0 VCC		Vcc	V
				: 0.7 Vcc	$4.0 V \le V \le 3.0 V$	0.00 VCC		Vcc	V
					$2.7 V \le VCC < 4.0 V$	0.00 VCC		Vcc	V
		Externe			$1.0 V \leq V C C < 2.7 V$	0.05 VCC		VCC	V
N/u	land til " valta av	Externa	Other then CMOS input			1.2	-		V
VIL	input L voltage	Other tr		put Insut level colortion		0	-	0.2 VCC	V
		CIMOS	Input level	Input level selection	$4.0 V \leq VCC \leq 5.5 V$	0		0.2 VCC	V
		input	function	. 0.33 VCC	$2.7 \text{ V} \leq \text{VCC} < 4.0 \text{ V}$	0	-	0.2 VCC	V
			(I/O port)		$1.8 V \le VCC < 2.7 V$	0	-	0.2 Vcc	V
			、 · <i>'</i>	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.4 Vcc	V
				: 0.5 VCC	$2.7 V \le Vcc < 4.0 V$	0	_	0.3 Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	-	0.2 Vcc	V
				Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0	-	0.55 Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	-	0.45 Vcc	V
					1.8 V \leq Vcc $<$ 2.7 V	0	-	0.35 Vcc	V
		Externa	I clock input	(XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	eak)		_	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(av	/g)		-	-	-80	mA
IOH(peak)	Peak output "H"	Drive ca	apacity Low			-	-	-10	mA
	current	Drive ca	apacity High			-	_	-40	mA
IOH(avg)	Average output	Drive ca	apacity Low			-	_	-5	mA
	"H" current	Drive ca	apacity High			-	_	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of	all pins IOL(pe	eak)		-	_	160	mA
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(av	/g)		-	-	80	mA
IOL(peak)	Peak output "L"	Drive ca	apacity Low			-	-	10	mA
	current	Drive ca	apacity High			-	-	40	mA
IOL(avg)	Average output	Drive ca	apacity Low			-	-	5	mA
	"L" current	Drive ca	apacity High			-	_	20	mA
f(XIN)	XIN clock input os	cillation f	requency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	-	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(XCIN)	XCIN clock input of	scillation	frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
fOCO40M	When used as the	count so	ource for time	er RC ⁽³⁾	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	MHz
fOCO-F	fOCO-F frequency	/			2.7 V < Vcc < 5.5 V	_	_	20	MHz
					$1.8 V \le V_{CC} \le 2.7 V$	_	_	5	MHz
	System clock freq	uency			$2.7 V \le V_{CC} \le 5.5 V$	_	_	20	MHz
					$1.8 V \le V_{CC} \le 2.7 V$	<u> </u>	_	5	MHz
f(BCLK)	CPU clock freque	ncv			2.7 V < Vcc < 5.5 V	<u> </u>	_	20	MHz
(- ,			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz

Recommended Operating Conditions Table 5.2

Notes:

Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.



Symbol	Parameter	Condition		Linit		
Symbol	Falameter	Condition		Тур.	Max.	Onit
-	Resolution		-	Ī	8	Bit
-	Absolute accuracy		-	-	2.5	LSB
t su	Setup time		-	-	3	μS
Ro	Output resistor		-	6	_	kΩ
l∨ref	Reference power input current	(Note 2)	-	-	1.5	mA

 Table 5.4
 D/A Converter Characteristics

Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Llnit		
Symbol Parameter		Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
VI	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
-	Offset		-	5	100	mV
td	Comparator output delay time (2)	VI = Vref ± 100 mV	-	0.1	-	μs
ICMP	Comparator operating current	Vcc = 5.0 V	_	17.5	-	μΑ

Notes:

1. Vcc = 2.7 to 5.5 V, T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the digital filter is disabled.



Symbol	Paramotor	Conditions		Llnit			
Symbol	Falanielei	Conditions	Min. Typ.		Max.	C.I.I.	
-	Program/erase endurance (2)		10,000 (3)	-	-	times	
_	Byte program time (program/erase endurance \leq 1,000 times)		-	160	1,500	μS	
-	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μs	
-	Block erase time (program/erase endurance \leq 1,000 times)		-	0.2	1	S	
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms	
-	Interval from erase start/restart until following suspend request		0	-	-	μs	
-	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μs	
-	Program, erase voltage		2.7	-	5.5	V	
1	Read voltage		1.8	-	5.5	V	
-	Program, erase temperature		-20 (7)	-	85	°C	
_	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-		year	

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Bouvever, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.







^{2.} Definition of programming/erasure endurance

Symbol	Paramotor	Condition		Linit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 ⁽²⁾		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 ⁽²⁾		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 ⁽²⁾		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 ⁽²⁾		3.55	3.80	4.05	V
-	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	-	6	150	μS
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Table 5.8	Voltage Detection	0 Circuit Electrical	Characteristics
Table 5.0	vollage Delection	U CITCUIL Electrical	Characteristics

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).

2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.9	Voltage Detection	1 Circuit Electrical	Characteristics
	<u> </u>		

Symbol	Parameter	Condition		Unit		
Symbol	T arameter	Condition	Min.	Тур.	Max.	Onit
Vdet1	Voltage detection level Vdet1_0 ⁽²⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽²⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽²⁾	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽²⁾	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽²⁾	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	-	0.07	-	V
		Vdet1_6 to Vdet1_F selected		0.10	-	V
_	Voltage detection 1 circuit response time ⁽³⁾	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		-	-	100	μS

Notes:

1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Symbol	Parameter		Condition		Standard	1	l Init
Symbol	i alametei			Min.	Тур.	Max.	Onin
lcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	-	mA
		High apood	Ally = 10 Minz (Squale wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	7.5	- 15	mA mA
		on-chip oscillator mode	High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division		7.0	15	mA
			High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	MA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	_	μA
			Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	100
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	=	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μΑ

Table 5.18Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)



Table 5.21 Seri	ial Interface
-----------------	---------------

Symbol	Parameter		Standard		
Symbol			Max.	Ofine	
tc(CK)	CLKi input cycle time	200	-	ns	
tw(скн)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 to 2



Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.22 External Interrupt \overline{INTi} (i = 0, 1, 3) Input, Key Input Interrupt \overline{Kli} (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Symbol	Perometer		Condition		Standard			Linit	
Symbol	Par	ameter	Conditi	on	Min.	Тур.	Max.	Unit	
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = -5 mA	Vcc - 0.5	-	Vcc	V	
			Drive capacity Low	Іон = -1 mA	Vcc - 0.5	-	Vcc	V	
		XOUT		Іон = -200 μА	1.0	-	Vcc	V	
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	-	-	0.5	V	
			Drive capacity Low	IoL = 1 mA	-	-	0.5	V	
		XOUT		IOL = 200 μA	-	-	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, <u>TRCTRG</u> , TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET	Vcc = 3.0 V		0.1	0.4	_	V	
Ін	Input "H" current	•	VI = 3 V, Vcc = 3.0 V	/	-	-	4.0	μΑ	
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V		-	-	-4.0	μΑ	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V		42	84	168	kΩ	
Rfxin	Feedback resistance	XIN			l	0.3	_	MΩ	
RfxCIN	Feedback resistance	XCIN			-	8	_	MΩ	
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V	

Table 5.23	Electrical Characteristics	(3) [2.7 V \leq Vcc $<$ 4.2 V]
------------	----------------------------	---------------------------------	---

Note:

1. 2.7 V \leq Vcc < 4.2 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.



Table 5.24Electrical Characteristics (4) $[2.7 V \le Vcc < 3.3 V]$
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard		t	Unit
Cymbol	raidineter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA
output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	7.5	mA	
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4.0	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μA
	Lov clo	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	400	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	4	80	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	-	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μA



Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
tWH(XCIN)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS



Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.26 TRAIO Input

Symbol	Paramatar	Stan	Linit	
	Falameter	Min.	Max.	Ofine
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	-	ns
twl(traio)	TRAIO input "L" width	120	-	ns



Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V



Table 5.30Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	b	LInit
Symbol	i arameter		Condition	Min.	Тур.	Max.	Onit
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pips are open	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	2.2	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7		mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	350	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	80	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5	_	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5.0	-	μA



Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.31 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	200	-	ns
twh(xout)	XOUT input "H" width	90	-	ns
twl(xout)	XOUT input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twL(XCIN)	XCIN input "L" width	7	-	μS



Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.32 TRAIO Input

Symbol	Parameter	Stan	Linit	
	Falameter	Min.	Max.	Ofine
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	-	ns
twl(traio)	TRAIO input "L" width	200	-	ns



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.