

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21336cnfp-30

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33C Group.

Table 1.1 Specifications for R8C/33C Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns ($f(XIN) = 20$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 1.8 to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/33C Group .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> Input-only: 1 pin CMOS I/O ports: 27, selectable pull-up resistor High current drive ports: 27
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator <ul style="list-style-type: none"> Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> Number of interrupt vectors: 69 External Interrupt: 7 (INT \times 3, Key input \times 4) Priority levels: 7 levels
Watchdog Timer		<ul style="list-style-type: none"> 14 bits \times 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> 1 channel Activation sources: 23 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits \times 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits \times 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

Table 1.2 Specifications for R8C/33C Group (2)

Item	Function	Specification
Serial Interface	UART0, UART1 UART2	Clock synchronous serial I/O/UART × 2 channel Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C-bus)
I ² C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Comparator B		2 circuits
Flash Memory		<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption		<p>Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode)</p>
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package		32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A)

Note:

- Specify the D version if D version functions are to be used.

1.2 Product List

Table 1.3 lists Product List for R8C/33C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33C Group.

Table 1.3 Product List for R8C/33C Group

Current of Aug 2010

Part No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F21331CNFP	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	N version
R5F21332CNFP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A	
R5F21334CNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	
R5F21335CNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336CNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21331CDFP	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	D version
R5F21332CDFP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A	
R5F21334CDFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	
R5F21335CDFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336CDFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/33C Group

1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input “L” on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XIN clock output	XOUT	I/O	
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOD, TRCIOC	I/O	Timer RC I/O pins
Timer RE	TREO	O	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	O	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input O: Output I/O: Input and output

Note:

- Refer to the oscillator manufacturer for oscillation characteristics.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh XXh
00ABh			
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh XXh
00AFh			
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BEh	UART2 Special Mode Register 2	U2SMR2	X0000000b
00BFh	UART2 Special Mode Register	U2SMR	X0000000b

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.5 SFR Information (5) (1)

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h 00h
0127h			
0128h	Timer RC General Register A	TRCGRA	FFh FFh
0129h			
012Ah	Timer RC General Register B	TRCGRB	FFh FFh
012Bh			
012Ch	Timer RC General Register C	TRGRC	FFh FFh
012Dh			
012Eh	Timer RC General Register D	TRGRD	FFh FFh
012Fh			
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.7 SFR Information (7) (1)

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTD RH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.9 SFR Information (9) (1)

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40°C ≤ Topr ≤ 85°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions		Standard			Unit
				Min.	Typ.	Max.	
-	Resolution	$V_{ref} = AV_{cc}$		-	-	10	Bit
-	Absolute accuracy	10-bit mode	$V_{ref} = AV_{cc} = 5.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AV_{cc} = 3.3\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AV_{cc} = 3.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AV_{cc} = 2.2\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
		8-bit mode	$V_{ref} = AV_{cc} = 5.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AV_{cc} = 3.3\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AV_{cc} = 3.0\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
			$V_{ref} = AV_{cc} = 2.2\text{ V}$	AN0 to AN7 input, AN8 to AN11 input		-	-
ϕ_{AD}	A/D conversion clock	$4.0 \leq V_{ref} = AV_{cc} \leq 5.5\text{ V}$ (2)		2	-	20	MHz
		$3.2 \leq V_{ref} = AV_{cc} \leq 5.5\text{ V}$ (2)		2	-	16	MHz
		$2.7 \leq V_{ref} = AV_{cc} \leq 5.5\text{ V}$ (2)		2	-	10	MHz
		$2.2 \leq V_{ref} = AV_{cc} \leq 5.5\text{ V}$ (2)		2	-	5	MHz
-	Tolerance level impedance			-	3	-	$k\Omega$
tconv	Conversion time	10-bit mode	$V_{ref} = AV_{cc} = 5.0\text{ V}$, $\phi_{AD} = 20\text{ MHz}$	2.2	-	-	μs
		8-bit mode	$V_{ref} = AV_{cc} = 5.0\text{ V}$, $\phi_{AD} = 20\text{ MHz}$	2.2	-	-	μs
tsamp	Sampling time	$\phi_{AD} = 20\text{ MHz}$		0.8	-	-	μs
IVref	Vref current	$V_{cc} = 5\text{ V}$, $XIN = f_1 = \phi_{AD} = 20\text{ MHz}$		-	45	-	μA
Vref	Reference voltage			2.2	-	AV_{cc}	V
VIA	Analog input voltage (3)			0	-	V_{ref}	V
OCVREF	On-chip reference voltage	$2\text{ MHz} \leq \phi_{AD} \leq 4\text{ MHz}$		1.19	1.34	1.49	V

Notes:

1. $V_{cc}/AV_{cc} = V_{ref} = 2.2$ to 5.5 V , $V_{ss} = 0\text{ V}$ and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution		-	-	8	Bit
-	Absolute accuracy		-	-	2.5	LSB
tsu	Setup time		-	-	3	μs
Ro	Output resistor		-	6	-	kΩ
IVref	Reference power input current	(Note 2)	-	-	1.5	mA

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
-	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vi = Vref ± 100 mV	-	0.1	-	μs
Icmp	Comparator operating current	Vcc = 5.0 V	-	17.5	-	μA

Notes:

1. Vcc = 2.7 to 5.5 V, T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the digital filter is disabled.

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
–	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V –40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	35.389	36.864	38.338	MHz
		Vcc = 1.8 V to 5.5 V –40°C ≤ Topr ≤ 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V –20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz
		Vcc = 1.8 V to 5.5 V –40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	0.5	3	ms
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	400	–	µA

Notes:

1. Vcc = 1.8 to 5.5 V, Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.
2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
FOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
–	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	–	30	100	µs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	2	–	µA

Note:

1. Vcc = 1.8 to 5.5 V, Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on(2)		–	–	2,000	µs

Notes:

1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.16 Timing Requirements of I²C bus Interface (1)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCYC + 600 (2)	—	—	ns
tsCLH	SCL input "H" width		3tCYC + 300 (2)	—	—	ns
tsCLL	SCL input "L" width		5tCYC + 500 (2)	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCYC (2)	ns
tBUF	SDA input bus-free time		5tCYC (2)	—	—	ns
tSTAH	Start condition input hold time		3tCYC (2)	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCYC (2)	—	—	ns
tSTOP	Stop condition input setup time		3tCYC (2)	—	—	ns
tSDAS	Data input setup time		1tCYC + 40 (2)	—	—	ns
tSDAH	Data input hold time		10	—	—	ns

Notes:

1. V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCYC = 1/f₁(s)


**Figure 5.7 I/O Timing of I²C bus Interface**

Table 5.17 Electrical Characteristics (1) [4.2 V ≤ Vcc ≤ 5.5 V]

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
VOH	Output "H" voltage	Other than XOUT	Drive capacity High Vcc = 5 V Drive capacity Low Vcc = 5 V	I _{OH} = -20 mA I _{OH} = -5 mA	Vcc - 2.0 Vcc - 2.0	- -	Vcc Vcc
		XOUT	Vcc = 5 V	I _{OH} = -200 μA	1.0	-	Vcc V
	VOL	Output "L" voltage	Other than XOUT	Drive capacity High Vcc = 5 V Drive capacity Low Vcc = 5 V	I _{OL} = 20 mA I _{OL} = 5 mA	- -	2.0 2.0
VT+VT-	Hysteresis	XOUT	Vcc = 5 V	I _{OL} = 200 μA	-	-	0.5 V
		RESET			0.1	1.2	- V
IIH	Input "H" current		VI = 5 V, Vcc = 5.0 V		-	-	5.0 μA
IIL	Input "L" current		VI = 0 V, Vcc = 5.0 V		-	-	-5.0 μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V		25	50	100 kΩ
R _{FXIN}	Feedback resistance	XIN			-	0.3	- MΩ
R _{FXCIN}	Feedback resistance	XCIN			-	8	- MΩ
V _{RAM}	RAM hold voltage		During stop mode		1.8	-	- V

Note:

1. 4.2 V ≤ Vcc ≤ 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.18 Electrical Characteristics (2) [3.3 V ≤ Vcc ≤ 5.5 V]
(Topr = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	6.5	15 mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	5.3	12.5 mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	–	3.6	– mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	– mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	2.2	– mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	1.5	– mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	–	7.0	15 mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	–	3.0	– mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	–	1	– mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	–	90	400 μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	–	85	400 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	–	47	– μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	15	100 μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	4	90 μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	3.5	– μA
			XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	2.0	5.0 μA
		Stop mode	XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	5.0	– μA

Table 5.23 Electrical Characteristics (3) [2.7 V ≤ Vcc < 4.2 V]

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
V _{OH}	Output "H" voltage	Other than X _{OUT}	Drive capacity High	I _{OH} = -5 mA	V _{CC} - 0.5	-	V _{CC}
			Drive capacity Low	I _{OH} = -1 mA	V _{CC} - 0.5	-	V _{CC}
		X _{OUT}		I _{OH} = -200 μA	1.0	-	V _{CC}
V _{OL}	Output "L" voltage	Other than X _{OUT}	Drive capacity High	I _{OL} = 5 mA	-	-	0.5
			Drive capacity Low	I _{OL} = 1 mA	-	-	0.5
		X _{OUT}		I _{OL} = 200 μA	-	-	0.5
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO	V _{CC} = 3.0 V	0.1	0.4	-	V
		RESET	V _{CC} = 3.0 V	0.1	0.5	-	V
I _{IH}	Input "H" current		V _I = 3 V, V _{CC} = 3.0 V	-	-	4.0	μA
I _{IL}	Input "L" current		V _I = 0 V, V _{CC} = 3.0 V	-	-	-4.0	μA
R _{PULLUP}	Pull-up resistance		V _I = 0 V, V _{CC} = 3.0 V	42	84	168	kΩ
R _{RXIN}	Feedback resistance	X _{XIN}		-	0.3	-	MΩ
R _{RXCIN}	Feedback resistance	X _{CIN}		-	8	-	MΩ
V _{RAM}	RAM hold voltage		During stop mode	1.8	-	-	V

Note:


1. 2.7 V ≤ V_{CC} < 4.2 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), f(X_{IN}) = 10 MHz, unless otherwise specified.

Timing requirements


(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XOUT)	XOUT input cycle time	50	—	ns
tWH(XOUT)	XOUT input "H" width	24	—	ns
tWL(XOUT)	XOUT input "L" width	24	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs


**Figure 5.12 External Clock Input Timing Diagram when $V_{CC} = 3 \text{ V}$** **Table 5.26 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	300	—	ns
tWH(TRAIO)	TRAIO input "H" width	120	—	ns
tWL(TRAIO)	TRAIO input "L" width	120	—	ns


**Figure 5.13 TRAIO Input Timing Diagram when $V_{CC} = 3 \text{ V}$**

Timing requirements(Unless Otherwise Specified: V_{CC} = 2.2 V, V_{SS} = 0 V at T_{OPR} = 25°C)**Table 5.31 External Clock Input (XOUT, XCIN)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (XOUT)	XOUT input cycle time	200	—	ns
t _{WH} (XOUT)	XOUT input "H" width	90	—	ns
t _{WL} (XOUT)	XOUT input "L" width	90	—	ns
t _C (XCIN)	XCIN input cycle time	14	—	μs
t _{WH} (XCIN)	XCIN input "H" width	7	—	μs
t _{WL} (XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.16 External Clock Input Timing Diagram when $V_{CC} = 2.2\text{ V}$** **Table 5.32 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C (TRAIO)	TRAIO input cycle time	500	—	ns
t _{WH} (TRAIO)	TRAIO input "H" width	200	—	ns
t _{WL} (TRAIO)	TRAIO input "L" width	200	—	ns

**Figure 5.17 TRAIO Input Timing Diagram when $V_{CC} = 2.2\text{ V}$**