

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
/oltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21336cnfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/33C Group 1. Overview

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33C Group.

Table 1.1 Specifications for R8C/33C Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
CPU		Number of fundamental instructions: 89
	unit	
		• Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		 Multiplier: 16 bits x 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/33C Group.
	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 27, selectable pull-up resistor
		High current drive ports: 27
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz),
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupte		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69 Tutorrel laterway 7 (NT - 2 Key input v. 4)
		• External Interrupt: 7 (INT × 3, Key input × 4)
Matalada a Tira		Priority levels: 7 levels
Watchdog Time	er	• 14 bits × 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 23
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits x 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode

R8C/33C Group 1. Overview

Specifications for R8C/33C Group (2) Table 1.2

Item	Function	Specification		
Serial	UART0, UART1	Clock synchronous serial I/O/UART × 2 channel		
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function		
Synchronous	Serial	1 (shared with I ² C-bus)		
Communication	n Unit (SSU)			
I ² C bus		1 (shared with SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution x 12 channels, includes sample and hold function, with sweep mode		
D/A Converter	•	8-bit resolution x 2 circuits		
Comparator B		2 circuits		
Flash Memory	,	Programming and erasure voltage: VCC = 2.7 to 5.5 V		
		Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)		
		Program security: ROM code protect, ID code check		
		Debug functions: On-chip debug, on-board flash rewrite function		
		Background operation (BGO) function		
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)		
Current Consu	umption	Typ. 6.5 mA (VCC = 5.0 V, $f(XIN)$ = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, $f(XIN)$ = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode ($f(XCIN)$ = 32 kHz)) Typ. 2.0 μ A (VCC = 3.0 V, stop mode)		
Operating Am	bient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) (1)		
Package		32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A)		

Note:
 1. Specify the D version if D version functions are to be used.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	r og otte	Cy	7.11.0. 11.0001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0147H			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014EII			
014FI1			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	LIADTA Transmit Duffer Desister	חדאד	VVh
	UART1 Transmit Buffer Register	U1TB	XXh
0163h			XXh
0163h 0164h	UART1 Transmit/Receive Control Register 0	U1C0	XXh 00001000b
0163h 0164h 0165h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b
0163h 0164h 0165h 0166h	UART1 Transmit/Receive Control Register 0	U1C0	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b
0163h 0164h 0165h 0166h 0167h 0168h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 01778h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Bh	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0172h 0173h 0174h 0175h 0176h 0179h 0178h 0179h 017Ah 0178h 017Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh
0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Ah	UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1C0 U1C1	XXh 00001000b 00000010b XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Addross	Pagietor	Symbol	After Reset
Address 01C0h	Register Address Match Interrupt Register 0	Symbol RMAD0	After Reset XXh
01C0h	Address Match Interrupt Register 0	RIVIADO	XXh
01C1h			
	Address Mattel luterment Frankla Danietes O	AIFDO	0000XXXXb
01C3h	Address Match Interrupt Enable Register 0 Address Match Interrupt Register 1	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h		AUED.	0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h		INTCMP	00h
01F7h 01F8h	Comparator B Control Register 0		
01F7h 01F8h 01F9h			
01F7h 01F8h 01F9h 01FAh	Comparator B Control Register 0 External Input Enable Register 0	INTEN	00h
01F7h 01F8h 01F9h 01FAh 01FBh	External Input Enable Register 0	INTEN	00h
01F7h 01F8h 01F9h 01FAh 01FBh 01FCh		INTEN	00h 00h
01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh	External Input Enable Register 0		
01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	External Input Enable Register 0		

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

Table 4.5	Of It information (5)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h 2C09h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area DTC Transfer Vector Area		XXh XXh
2CUAII	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h	2.0 0011110124140	2.020	XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh XXh
2C5Fh	DTC Control Data 4	DTCD4	
2C60h	DTC Control Data 4	D1CD4	XXh
2C61h 2C62h			XXh XXh
2C62h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	DIO Contitui Data 3	DICDS	XXh
2C69h			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
ZOUFII			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 5.2 **Recommended Operating Conditions**

Symbol		Po	rameter		Conditions		Standard		Unit
Symbol		Ра	rameter		Conditions	Min.	Тур.	Max.	Uni
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	-	V
Vih	Input "H" voltage	Other th	an CMOS in	put		0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l clock input	(XOUT)		1.2	_	Vcc	V
VIL	Input "L" voltage		an CMOS in			0	_	0.2 Vcc	V
	put = voltage	CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0		0.2 Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.4 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.0 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc ≤ 3.5 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
		Evtorno	l clock input	(VOLIT)	1.0 V ≤ VCC < 2.7 V	0	_	0.33 VCC	V
IOH(sum)	Peak sum output		all pins IOH(pe			-	_	-160	mA
IOH(Sum)	"H" current			,					1117
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(av	/g)		_	I	-80	mA
IOH(peak)	Peak output "H"	Drive ca	pacity Low			_	ı	-10	mΑ
	current	Drive ca	pacity High			-	-	-40	mA
IOH(avg)	Average output	Drive ca	pacity Low			-	-	-5	mA
	"H" current	Drive ca	pacity High			-	-	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of	all pins IOL(pe	eak)		-	-	160	m/
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(av	rg)		-	-	80	mA
IOL(peak)	Peak output "L"	Drive ca	pacity Low			_	_	10	m/
	current		pacity High			_	-	40	m/
IOL(avg)	Average output		pacity Low			_	_	5	m/
, ,,	"L" current		pacity High			_	_	20	m/
f(XIN)	XIN clock input os				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	МН
` ,			' '		1.8 V ≤ Vcc < 2.7 V	_	_	5	МН
f(XCIN)	XCIN clock input of	scillation	frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kH:
fOCO40M	When used as the			r RC ⁽³⁾	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	MH
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	 -	_	20	МН
.5551	i i i i i i i i i i i i i i i i i i i	,			1.8 V ≤ VCC ≤ 3.3 V	_	_	5	MH
_	System clock freq	uency			2.7 V ≤ VCC ≤ 5.5 V	_	_	20	MH
	Cycloin Glock neq	acricy			1.8 V ≤ VCC ≤ 3.3 V	_	_	5	MH
f(BCLK)	CPU clock freque	ncv			2.7 V ≤ Vcc ≤ 5.5 V	_		20	MH
I(DOLK)	or o clock frequer	ioy			1.8 V ≤ Vcc ≤ 3.3 V	_	_	5	MH

- Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.
 fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.

5. Electrical Characteristics R8C/33C Group

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Lloit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	-	_	times
_	Byte program time		-	80	500	μs
_	Block erase time		-	0.3	=	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	-	μS
_	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		0	-	60	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	-	_	year

- Notes:
 1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
 - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
 - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
 - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristic	Table 5.7	Flash Memory ((Data flash Block A to Block D) Electrical Characteristics
--	-----------	----------------	--------------------------------	------------------------------

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур. Мах.		Offic
_	Program/erase endurance (2)		10,000 (3)	-	-	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	=	-	μS
_	Time from suspend until erase restart		_	-	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		-20 (7)	-	85	°C
_	Data hold time (8)	Ambient temperature = 55 °C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard	ı	Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	-	6	150	μS
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	=	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		=	=	100	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20 \text{ to } 85^{\circ}C$ (N version) / $-40 \text{ to } 85^{\circ}C$ (D version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Dorometer	Condition		Standard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
=	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	=	0.07	-	V
		Vdet1_6 to Vdet1_F selected	-	0.10	=	V
=	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	-	60	150	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		_	-	100	μS

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

Cumbal	Parameter	Condition Standard		l	Unit	
Symbol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.11 Power-on Reset Circuit (2)

Symbol	Parameter	Condition Standard		Linit		
	Falametei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec

Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware (REJ09B0570) for details.
- 2. tw(por) indicates the duration the external power VCc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Standard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}$	38.4	40	41.6	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	38.0	40	42.0	MHz
	the FRA4 register correction value is written into the FRA1 register and the FRA5 register	Vcc = 1.8 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	35.389	36.864	38.338	MHz
		Vcc = 1.8 V to 5.5 V -40°C \le Topr \le 85°C	35.020	36.864	38.707	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}$	30.72	32	33.28	MHz
	the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	30.40	32	33.60	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	400	=	μΑ

Notes:

- 1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	30	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	2	-	μΑ

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	,	Standard	d	Unit
	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		=	=	2,000	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Cumbal	Doromoto		Conditions		Stand	ard	Unit
Symbol	Paramete	er	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle tim	e		4	1	-	tcyc (2)
tHI	SSCK clock "H" width	SSCK clock "H" width		0.4	-	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		=	1	1	tcyc (2)
	time	Slave		-	1	1	μS
tFALL	SSCK clock falling	Master		=	_	1	tcyc (2)
	time	Slave		-	_	1	μS
tsu	SSO, SSI data input	setup time		100	1	-	ns
tH	SSO, SSI data input	hold time		1	_	=	tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data outpu	t delay time		=	1	1	tcyc (2)
tsa	SSI slave access time	е	2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns
tor	SSI slave out open ti	me	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

^{2.} 1tcyc = 1/f1(s)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.17 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Symbol		Parameter	Condition		Sta	andard		Unit
Symbol		Parameter	Condition		Min.	Тур.	Max.	Offit
Vон	Output	Other than XOUT	Drive capacity High Vcc = 5 V	lон = −20 mA	Vcc - 2.0	=	Vcc	V
	"H" voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	I он = $-200 \mu A$	1.0	_	Vcc	V
Vol	Output	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	_	2.0	V
	"L" voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	=	=	2.0	V
		XOUT	Vcc = 5 V	IOL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET			0.1	1.2	_	V
lін	Input "H" cur	rent	VI = 5 V, Vcc = 5.0 V		-	-	5.0	μΑ
lı∟	Input "L" cur	rent	VI = 0 V, Vcc = 5.0 V		-	1	-5.0	μΑ
RPULLUP	Pull-up resis	tance	VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	=	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	1	_	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.23 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Symbol	Dor	ameter	Conditi	on	Si	tandard		V V V V V V
Symbol	Fai	ameter	Conditi	OH	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −5 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT		Іон = -200 μА	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	ı	1	0.5	V
			Drive capacity Low	IoL = 1 mA	=	_	0.5	V
		XOUT		IOL = 200 μA	=	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	-	V
		RESET	Vcc = 3.0 V	,	0.1	0.5	-	·
lin .	Input "H" current		VI = 3 V, Vcc = 3.0 \		_	_	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3.0 \		_	_	-4.0	μΑ
RPULLUP	Pull-up resistance	1	VI = 0 V, Vcc = 3.0 V	/	42	84	168	kΩ
RfXIN	Feedback resistance	XIN			I	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			=	8	-	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	-	-	V

^{1.} $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.25 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	dard	Unit
	Falanietei	Min.	Max.	ns ns ns
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	=	ns
twl(xout)	XOUT input "L" width	24	=	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.26 TRAIO Input

Symbol	Parameter	Stan	Uni	Linit
	raidilletei	Min.	Max.	ns
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width	120	=	ns
tWL(TRAIO)	TRAIO input "L" width	120	-	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.31 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	dard	Linit
Symbol	Farameter	Min.	Max.	Unit ns ns ns μs
tc(XOUT)	XOUT input cycle time	200	-	ns
twh(xout)	XOUT input "H" width	90	-	ns
tWL(XOUT)	XOUT input "L" width	90	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	=	μS
tWL(XCIN)	XCIN input "L" width	7	-	μS




Figure 5.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.32 TRAIO Input

Symbol	Parameter	Stan	dard	Linit
	raidilletei	Min.	Max.	Unit ns
tc(TRAIO)	TRAIO input cycle time	500	-	ns
twh(traio)	TRAIO input "H" width	200	=	ns
tWL(TRAIO)	TRAIO input "L" width	200	-	ns




Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.