E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST6
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, WDT
Number of I/O	12
Program Memory Size	1KB (1K × 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	64 × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st62t09cb6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents ——

1 INTRODUCTION	
2 PIN DESCRIPTION	
3 MEMORY MAPS, PROGRAMMING MODES AND OPTION E	3YTES 9
3.1 MEMORY AND REGISTER MAPS	
3.1.1 Introduction	
3.1.2 Program Space	
3.1.3 Readout Protection	
3.1.5 Stack Space	
3.1.6 Data ROM Window	
3.2 PROGRAMMING MODES	
3.2.1 Program Memory	
3.2.2 EPROM Erasing	
3.3 OPTION BYTES	
4 CENTRAL PROCESSING UNIT	
4.1 INTRODUCTION	
4.2 MAIN FEATURES	
4.3 CPU REGISTERS	
5 CLOCKS, SUPPLY AND RESET	
5.1 CLOCK SYSTEM	
5.1.1 Main Oscillator	
5.1.2 Oscillator Safeguard (OSG)	
5.1.3 Low Frequency Auxiliary Oscillator (LFAO)	
5.2 LOW VOLTAGE DETECTOR (LVD)	
5.3 BESET	
5.3.1 Introduction	24
5.3.2 RESET Sequence	
5.3.3 RESET Pin	
5.3.4 Watchdog Reset	
5.5 INTERRUPT RULES AND PRIORITY MANAGEMEN	1
5.6 INTERRUPTS AND LOW POWER MODES	
5.7 NON MASKABLE INTERRUPT	
5.8 PERIPHERAL INTERRUPTS	
5.9 EXTERNAL INTERRUPTS (I/O PORTS)	
5.9.1 Notes on using External Interrupts	
5.9.1 Notes on using External Interrupts 5.10 INTERRUPT HANDLING PROCEDURE 5.10 Interrupt Besponse Time	
5.9.1 Notes on using External Interrupts 5.10 INTERRUPT HANDLING PROCEDURE 5.10.1Interrupt Response Time 5.11 REGISTER DESCRIPTION	29 29 30 30 31
5.9.1 Notes on using External Interrupts	29 29 30 30 31 32

ST6208C/ST6209C/ST6210C/ST6220C

Pin n°	Pin Name	Type	Main Function (after Reset)	Alternate Function
19	PA0/ 20mA Sink	I/O	Pin A0 (IPU)	
20	V _{SS}	S	Ground	

Legend / Abbreviations for Table 1:

* Depending on device. Please refer to Section 7 "I/O PORTS" on page 37.

I = input, O = output, S = supply, IPU = input with pull-up

The input with pull-up configuration (reset state) is valid as long as the user software does not change it. Refer to Section 7 "I/O PORTS" on page 37 for more details on the software configuration of the I/O ports.



3 MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES

3.1 MEMORY AND REGISTER MAPS

3.1.1 Introduction

47/

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Briefly, Program space contains user program code in OTP and user vectors; Data space contains user data in RAM and in OTP, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

Figure 3. Memory Addressing Diagram



MEMORY MAP (Cont'd)

3.1.6.2 Data ROM Window memory addressing

In cases where some data (look-up tables for example) are stored in program memory, reading these data requires the use of the Data ROM window mechanism. To do this:

1. The DRWR register has to be loaded with the 64-byte block number where the data are located (in program memory). This number also gives the start address of the block.

2. Then, the offset address of the byte in the Data ROM Window (corresponding to the offset in the 64-byte block in program memory) has to be loaded in a register (A, X,...).

When the above two steps are completed, the data can be read.

To understand how to determine the DRWR and the content of the register, please refer to the example shown in Figure 6. In any case the calcula-

Figure 6. Data ROM Window Memory Addressing

tion is automatically handled by the ST6 development tools.

Please refer to the user manual of the correspoding tool.

3.1.6.3 Recommendations

Care is required when handling the DRWR register as it is write only. For this reason, the DRWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DRWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DRWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DRWR is not affected.



3.3 OPTION BYTES

Each device is available for production in user programmable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts contain the code supplied by the customer. This implies that OTP devices have to be configured by the customer using the Option Bytes while the ROM devices are factory-configured.

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes have no address in the memory map and can be accessed only in programming mode (for example using a standard ST6 programming tool).

In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see Section 11.6.2 "ROM VERSION" on page 98). It is therefore impossible to read the option bytes.

The option bytes can be only programmed once. It is not possible to change the selected options after they have been programmed.

In order to reach the power consumption value indicated in Section 10.4, the option byte must be programmed to its default value. Otherwise, an over-consumption will occur.

MSB OPTION BYTE

Bits 15:10 = Reserved, must be always cleared.

- Bit 9 = EXTCNTL External STOP MODE control.
 0: EXTCNTL mode not available. STOP mode is not available with the watchdog active.
- 1: EXTCNTL mode available. STOP mode is available with the watchdog active by setting NMI pin to one.

Bit 8 = **LVD** *Low Voltage Detector* on/off. This option bit enable or disable the Low Voltage Detector (LVD) feature. 0: Low Voltage Detector disabled

LSB OPTION BYTE

Bit 7 = **PROTECT** Readout Protection.

- This option bit enables or disables external access
- to the internal program memory.
- 0: Program memory not read-out protected
- 1: Program memory read-out protected

Bit 6 = **OSC** Oscillator selection.

- This option bit selects the main oscillator type.
- 0: Quartz crystal, ceramic resonator or external clock
- 1: RC network

Bit 5 = **Reserved**, must be always cleared.

Bit 4 = **Reserved**, must be always set.

Bit 3 = **NMI PULL** *NMI Pull-Up* on/off. This option bit enables or disables the internal pullup on the NMI pin.

0: Pull-up disabled

1: Pull-up enabled

Bit 2 = **TIM PULL** *TIMER Pull-Up* on/off.

This option bit enables or disables the internal pullup on the TIMER pin. 0: Pull-up disabled 1: Pull-up enabled

Bit 1 = WDACT Hardware or software watchdog.
This option bit selects the watchdog type.
0: Software (watchdog to be enabled by software)
1: Hardware (watchdog always enabled)

Bit 0 = **OSGEN** *Oscillator Safeguard* on/off. This option bit enables or disables the oscillator Safeguard (OSG) feature. 0: Oscillator Safeguard disabled

1: Oscillator Safeguard enabled

0: Low 1: Low	Voltage D Voltage D	etector disabled etector enabled										
		MSB OPTION BYTE			_		LS	B OP	FION B	YTE		
	15			8	7							0
		Reserved	EXT CTL	LVD	PRO- TECT	osc	Res.	Res.	NMI PULL	TIM PULL	WD ACT	OSG EN

Х

Х

Х

Х

Х

Х

Х

Х

Default

Value

Х

Х

Х

Х

Х

Х

Х

Х

4 CENTRAL PROCESSING UNIT

4.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses.

4.2 MAIN FEATURES

- 40 basic instructions
- 9 main addressing modes
- Two 8-bit index registers
- Two 8-bit short direct registers
- Low power modes
- Maskable hardware interrupts
- 6-level hardware stack

4.3 CPU REGISTERS

The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.

Accumulator (A). The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator can be addressed in Data Space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data Space.

Index Registers (X, Y). These two registers are used in Indirect addressing mode as pointers to memory locations in Data Space. They can also be accessed in Direct, Short Direct, or Bit Direct addressing modes. They are mapped in Data Space at addresses 80h (X) and 81h (Y) and can be accessed like any other memory location.

Short Direct Registers (V, W). These two registers are used in Short Direct addressing mode. This means that the data stored in V or W can be accessed with a one-byte instruction (four CPU cycles). V and W can also be accessed using Direct and Bit Direct addressing modes. They are mapped in Data Space at addresses 82h (V) and 83h (W) and can be accessed like any other memory location.

Note: The X and Y registers can also be used as Short Direct registers in the same way as V and W.

Program Counter (PC). The program counter is a 12-bit register which contains the address of the next instruction to be executed by the core. This ROM location may be an opcode, an operand, or the address of an operand.



5.5 INTERRUPT RULES AND PRIORITY MANAGEMENT

- A Reset can interrupt the NMI and peripheral interrupt routines
- The Non Maskable Interrupt request has the highest priority and can interrupt any peripheral interrupt routine at any time but cannot interrupt another NMI interrupt.
- No peripheral interrupt can interrupt another. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: vector #1 has the highest priority while vector #4 the lowest. The priority of each interrupt source is fixed by hardware (see Interrupt Mapping table).

5.6 INTERRUPTS AND LOW POWER MODES

All interrupts cause the processor to exit from WAIT mode. Only the external and some specific interrupts from the on-chip peripherals cause the processor to exit from STOP mode (refer to the "Exit from STOP" column in the Interrupt Mapping Table).

5.7 NON MASKABLE INTERRUPT

This interrupt is triggered when a falling edge occurs on the NMI pin regardless of the state of the GEN bit in the IOR register. An interrupt request on NMI vector #0 is latched by a flip flop which is automatically reset by the core at the beginning of the NMI service routine.

5.8 PERIPHERAL INTERRUPTS

Different peripheral interrupt flags in the peripheral control registers are able to cause an interrupt when they are active if both:

- The GEN bit of the IOR register is set
- The corresponding enable bit is set in the peripheral control register.

Peripheral interrupts are linked to vectors #3 and #4. Interrupt requests are flagged by a bit in their corresponding control register. This means that a request cannot be lost, because the flag bit must be cleared by user software.



8.2 8-BIT TIMER

8.2.1 Introduction

The 8-Bit Timer on-chip peripheral is a free running downcounter based on an 8-bit downcounter with a 7-bit programmable prescaler, giving a maximum count of 2^{15} . The peripheral may be configured in three different operating modes.

8.2.2 Main Features

- Time-out downcounting mode with up to 15-bit accuracy
- External counter clock source (valid also in STOP mode)
- Interrupt capability on counter underflow
- Output signal generation
- External pulse length measurement
- Event counter

The timer can be used in WAIT and STOP modes to wake up the MCU.

<u>/</u>۲۸



Figure 27. Timer Block Diagram

8-BIT TIMER (Cont'd) 8.2.3 Counter/Prescaler Description

Prescaler

The prescaler input can be the internal frequency $f_{\rm INT}$ divided by 12 or an external clock applied to the TIMER pin. The prescaler decrements on the rising edge, depending on the division factor programmed by the PS[2:0] bits in the TSCR register.

The state of the 7-bit prescaler can be read in the PSCR register.

When the prescaler reaches 0, it is automatically reloaded with 7Fh.

Counter

The free running 8-bit downcounter is fed by the output of the programmable prescaler, and is decremented on every rising edge of the $f_{COUNTER}$ clock signal coming from the prescaler.

It is possible to read or write the contents of the counter on the fly, by reading or writing the timer counter register (TCR).

When the downcounter reaches 0, it is automatically reloaded with the value 0FFh.

Counter Clock and Prescaler

The counter clock frequency is given by:

 $f_{COUNTER} = f_{PRESCALER} / 2^{PS[2:0]}$

where f_{PRESCALER} can be:

- f_{INT}/12
- f_{EXT} (input on TIMER pin)
- f_{INT}/12 gated by TIMER pin

The timer input clock feeds the 7-bit programmable prescaler. The prescaler output can be programmed by selecting one of the 8 available prescaler taps using the PS[2:0] bits in the Status/Control Register (TSCR). Thus the division factor of the prescaler can be set to 2^n (where n equals 0, to 7). See Figure 27.

The clock input is enabled by the PSI (Prescaler Initialize) bit in the TSCR register. When PSI is reset, the counter is frozen and the prescaler is loaded with the value 7Fh. When PSI is set, the prescaler and the counter run at the rate of the selected clock source.

Counter and Prescaler Initialization

After RESET, the counter and the prescaler are initialized to 0FFh and 7Fh respectively.

The 7-bit prescaler can be initialized to 7Fh by clearing the PSI bit. Direct write access to the prescaler is also possible when PSI =1. Then, any value between 0 and 7Fh can be loaded into it.

The 8-bit counter can be initialized separately by writing to the TCR register.

8.2.3.1 8-bit Counting and Interrupt Capability on Counter Underflow

Whatever the division factor defined for the prescaler, the Timer Counter works as an 8-bit downcounter. The input clock frequency is user selectable using the PS[2:0] bits.

When the downcounter decrements to zero, the TMZ (Timer Zero) bit in the TSCR is set. If the ETI (Enable Timer Interrupt) bit in the TSCR is also set, an interrupt request is generated.

The Timer interrupt can be used to exit the MCU from WAIT or STOP mode.

The TCR can be written at any time by software to define a time period ending with an underflow event, and therefore manage delay or timer functions.

TMZ is set when the downcounter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register.

The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine.

Note: A write to the TCR register will predominate over the 8-bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter underflows again.

8.3 A/D CONVERTER (ADC)

8.3.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 8-bit, successive approximation converter. This peripheral has multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from different sources.

The result of the conversion is stored in a 8-bit Data Register. The A/D converter is controlled through a Control Register.

8.3.2 Main Features

- 8-bit conversion
- Multiplexed analog input channels
- Linear successive approximation
- Data register (DR) which contains the results
- End of Conversion flag
- On/Off bit (to reduce consumption)
- Typical conversion time 70 µs (with an 8 MHz crystal)

The block diagram is shown in Figure 34.



Note: ADC not present on some devices. See device summary on page 1.

Figure 34. ADC Block Diagram

ST6208C/ST6209C/ST6210C/ST6220C

Γ	LOW	-	_						_					_			-			_	LOW
F	11		0 0000		1 0001		2 0010		3 0011		4 010	0		5 0101	I		6 0110)		7 0111	н
T	-	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	LD	_
	0		е		abc		е		b0,rr,ee		е	NOP		#			е			a,(x)	0
	0000	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	0000
		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		JRC	4	LDI	
	1		е		abc		е		b0,rr,ee		е			х			е			a,nn	1
	0001	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	0001
	•	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	CP	•
	20010		е		abc		е		b4,rr,ee		е			#			е			a,(x)	2 0010
	0010	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	0010
	•	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC	4	CPI	0
	0011		е		abc		е		b4,rr,ee	е				a,x			е			a,nn	0011
		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	
		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	ADD	4
	4 0100		е		abc		е		b2,rr,ee		е			#			е			a,(x)	0100
		1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
	F	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		JRC	4	ADDI	F
	0101		е		abc		е		b2,rr,ee		е			У			е			a,nn	0101
		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc	2	imm	
	e	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2		JRC	4	INC	e
	0110		е		abc		е		b6,rr,ee		е			#			е			(x)	0110
		1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
	7	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC			7
	0111		е		abc		е		b6,rr,ee		е			a,y			е			#	0111
	-	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc			1
	8	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	•	JRC	4	LD	8
	1000		е		abc		е		b1,rr,ee		е			#			е			(x),a	1000
		1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
	9	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2	•	JRC			9
	1001		е	_	abc		е	_	b1,rr,ee		е			v			е			#	1001
_		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1		prc			
	Δ	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	`	JRC	4	AND	Δ
	1010		е	~	abc .		е	_	b5,rr,ee		е			#			е			a,(x)	1010
-		1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	
	в	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC	4	ANDI	в
	1011		e	~	abc	-	е	_	b5,rr,ee	4	е		4	a,v	ام م	4	е		~	a,nn	1011
-		1	pcr	2	exi	1		3		1		pcr	1		sa	1		prc	2		
	С	2		4	CALL	2	JUNC	Э	Jnn h ⁰ #* oo	2		JNZ		щ		2	,	лс	4	30D	С
	1100	4	e	0	abc	-	e	2	b3,rr,ee	4	е			#		4	е		4	a,(x)	1100
-		ו ר		2	CALL	1		5		1 0			1			1			1		
	D	2		4	CALL	2	JUNC	Э	JN3	2		JNZ	4		INC	2	,	лс	4	30DI	D
	1101	1	e	2	auc	1	e	2	b3,II,ee	1	е	nor	1	w	ed	1	е	nro	2	a,nn imm	1101
+		י ר		2	CALL	1		5		י ר			1		su	2			2		
	Е	2		4	abo	2		9	b7 rr oo	2	~	JULT		#		2	~ `	JUC	4		Е
	1110	1	e nor	2	auc	1	e nor	2	57,11,66 ht	1	e	nor		#		1	e	nrc	1	(^) ind	1110
\vdash		2		4	CALL	2		5		י 2		JB7	Λ		חו	2		IBC	1	UIU	
	F	2		4	abc	2		J	h7 rr oo	2	6		4		LD	2	` م	5110		#	F
	1111	1	ncr	2	est	1	ncr	3	ht	1	e	per	1	a,w	ha	1	e	pro		π	1111
1			P01	-			P01	- U	DI DI			201			50			Piv			

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

Abbreviations for Addressing Modes: Legend:

- Direct Short Direct dir sd imm Immediate inh Inherent Extended ext b.d Bit Direct Bit Test bt
- Indicates Illegal Instructions 5-bit Displacement # е
- b 3-bit Address

rr

- 1-byte Data space address 1-byte immediate data
- nn
- abc 12-bit address
- 8-bit displacement ee
- pcr ind Program Counter Relative
- Indirect





OPERATING CONDITIONS (Cont'd)

10.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for V_{DD}, f_{OSC}, and T_A.

Symbol	Parameter	Conditions	Min	Тур ¹⁾	Max	Unit
V _{IT+}	Reset release threshold (V _{DD} rise)		3.9	4.1	4.3	V
V _{IT-}	Reset generation threshold (V _{DD} fall)		3.6	3.8	4	v
V _{hys}	LVD voltage threshold hysteresis	V _{IT+} -V _{IT-}	50	300	700	mV
Vt _{POR}	V _{DD} rise time rate ²⁾					mV/s
t _{g(VDD)}	Filtered glitch delay on $V_{DD}^{3)}$	Not detected by the LVD		30		ns

Notes:

1. LVD typical data are based on $T_A=25^{\circ}C$. They are given only as design guidelines and are not tested.

The minimum V_{DD} rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production.
 Data based on characterization results, not tested in production.

Figure 39. LVD Threshold Versus V_{DD} and f_{OSC}³⁾



Figure 40. Typical LVD Thresholds Versus Temperature for OTP devices



Figure 41. Typical LVD thresholds vs. Temperature for ROM devices



SUPPLY CURRENT CHARACTERISTICS (Cont'd)





SUPPLY CURRENT CHARACTERISTICS (Cont'd) 10.4.3 STOP Mode

Symbol	Parameter	Conditions	Typ ¹⁾	Max	Unit
1	Supply current in STOP mode ²⁾	OTP devices	0.3	10 ³⁾ 20 ⁴⁾	
IDD	(see Figure 47 & Figure 48)	ROM devices	0.1	2 ³⁾ 20 ⁴⁾	μΑ

Notes:

1. Typical data are based on V_{DD}=5.0V at T_A=25°C.

 All I/O pins in input with pull-up mode (no load), all peripherals in reset state, OSG and LVD disabled, option bytes programmed to 00H. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.

- 3. Maximum STOP consumption for -40°C<Ta<90°C
- 4. Maximum STOP consumption for -40°C<Ta<125°C

Figure 47. Typical $I_{\mbox{\scriptsize DD}}$ in STOP vs Temperature for OTP devices



Figure 48. Typical I_{DD} in STOP vs Temperature for ROM devices



ST6208C/ST6209C/ST6210C/ST6220C

10.6 MEMORY CHARACTERISTICS

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{OSC}},$ and T_{A} unless otherwise specified.

10.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{RM}	Data retention ¹⁾		0.7			V

10.6.2 EPROM Program Memory

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{ret}	Data retention ²⁾	T _A =+55°C ³⁾	10			years

Figure 55. EPROM Retention Time vs. Temperature



Notes:

- Minimum V_{DD} supply voltage without losing data stored in RAM (in STOP mode or under RESET) or in hardware registers (only in STOP mode). Guaranteed by construction, not tested in production.
- Data based on reliability test results and monitored in production. For OTP devices, data retention and programmability must be guaranteed by a screening procedure. Refer to Application Note AN886.
- 3. The data retention time increases when the $T_{\mbox{\scriptsize A}}$ decreases, see Figure 55.

EMC CHARACTERISTICS (Cont'd)

10.7.2.2 Static and Dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin), a current injection (applied to each input, output and configurable I/O pin) and a power supply switch sequence are performed on each sample. This test conforms to the EIA/ JESD 78 IC latch-up standard. For more details, refer to the AN1181 application note.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards and is described in Figure 58. For more details, refer to the AN1181 application note.

Electrical Sensitivities

Symbol	Parameter	Parameter Conditions					
LU	Static latch-up class	T _A =+25°C T _A =+85°C	A A				
DLU	Dynamic latch-up class	$V_{DD}=5V$, $f_{OSC}=4MHz$, $T_{A}=+25^{\circ}C$	А				

Notes:

67/

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

2. Schaffner NSG435 with a pointed test finger.

Figure 58. Simplified Diagram of the ESD Generator for DLU



8-BIT ADC CHARACTERISTICS (Cont'd)

ADC Accuracy

Symbol	Parameter	Conditions	Min	Тур.	Мах	Unit
IE _T I	Total unadjusted error ¹⁾			1.2	±2, fosc>1.2MHz ±4, fosc>32KHz	
E _O	Offset error 1)	Vpp=5V ²⁾		0.72		
E _G	Gain Error ¹⁾	f _{OSC} =8MHz		-0.31		LSB
IE _D I	Differential linearity error 1)			0.54		
IELI	Integral linearity error 1)					

Notes:

 Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:
 Analog input pins must have a negative injection less than 1mA (assuming that the impedance of the analog voltage is lower than the specified limits).

- Pure digital pins must have a negative injection less than 1mA. In addition, it is recommended to inject the current as far as possible from the analog input pins.

2. Data based on characterization results over the whole temperature range, monitored in production.

Figure 73. ADC Accuracy Characteristics



Note: ADC not present on some devices. See device summary on page 1.

11 GENERAL INFORMATION

11.1 PACKAGE MECHANICAL DATA

Figure 74. 20-Pin Plastic Dual In-Line Package, 300-mil Width



Figure 75. 20-Pin Ceramic Side-Brazed Dual In-Line Package



لركم

PACKAGE MECHANICAL DATA (Cont'd)

Figure 76. 20-Pin Plastic Small Outline Package, 300-mil Width



Figure 77. 20-Pin Plastic Shrink Small Outline Package



11.3 ECOPACK INFORMATION

In order to meet environmental requirements, ST offers these devices in different grades of ECO-PACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

