



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	26
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18455-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device Information Area

Address Range	Name of Region	Standard Device Information				
8118h	FVRA1X	ADC FVR1 Output voltage for 1x setting (in mV)				
8119h	FVRA2X	ADC FVR1 Output Voltage for 2x setting (in mV)				
811Ah	FVRA4X ⁽¹⁾	ADC FVR1 Output Voltage for 4x setting (in mV)				
811Bh	FVRC1X	Comparator FVR2 output voltage for 1x setting (in mV)				
811Ch	FVRC2X	Comparator FVR2 output voltage for 2x setting (in mV)				
811Dh	FVRC4X ⁽¹⁾	Comparator FVR2 output voltage for 4x setting (in mV)				
811Eh-811Fh		Unassigned (2 Words)				
Note: 1. Value not pr	esent on LF device	S.				

5.1 Microchip Unique Identifier (MUI)

The PIC16(L)F184XX devices are individually encoded during final manufacturing with a Microchip Unique Identifier (MUI). The MUI cannot be erased by a Bulk Erase command or any other useraccessible means. This feature allows for manufacturing traceability of Microchip Technology devices in applications where this is required. It may also be used by the application manufacturer for a number of functions that require unverified unique identification, such as:

- Tracking the device
- Unique serial number

The MUI consists of nine program words and one reserved program word. When taken together, these fields form a unique identifier. The MUI is stored in read-only locations, located between 8100h to 8109h in the DIA space. The above table lists the addresses of the identifier words.



Important: For applications that require verified unique identification, contact your Microchip Technology sales office to create a serialized quick turn programming option.

5.2 External Unique Identifier (EUI)


The EUI data is stored at locations 810Ah to 8111h in the program memory region. This region is an optional space for placing application specific information. The data is coded per customer requirements during manufacturing. The EUI cannot be erased by a Bulk Erase command.



Important: Data is stored in this address range on receiving a request from the customer. The customer may contact the local sales representative or Field Applications Engineer, and provide them the unique identifier information that is required to be stored in this region.

- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

Figure 7-2. Banked Memory Partition



7.3.1 Bank Selection

The active bank is selected by writing the bank number into the Bank Select Register (BSR). All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). Data memory uses a 13-bit address. The upper six bits of the address define the Bank address and the lower seven bits select the registers/RAM in that bank.

Related Links

7.6 Indirect Addressing 7.8.7 BSR

7.3.2 Core Registers

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses n00h/n80h through n0Bh/n8Bh). These registers are listed below.

10.7.7 PIE5

Name:PIE5Address:0x71B

Peripheral Interrupt Enable Register 5

Bit	7	6	5	4	3	2	1	0
	CLC4IE	CLC3IE	CLC2IE	CLC1IE		TMR5GIE	TMR3GIE	TMR1GIE
Access	R/W	R/W	R/W	R/W		R/W	R/W	R/W
Reset	0	0	0	0		0	0	0

Bit 7 – CLC4IE CLC4 Interrupt Enable bit

N	/alue	Description
1		Enabled
С)	Disabled

Bit 6 - CLC3IE CLC3 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 5 – CLC2IE CLC2 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 4 – CLC1IE CLC1 Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 2 – TMR5GIE TMR5 Gate Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 1 – TMR3GIE TMR3 Gate Interrupt Enable bit

Value	Description
1	Enabled
0	Disabled

Bit 0 – TMR1GIE TMR1 Gate Interrupt Enable bit

11.1.2 Interrupts During Doze

System behavior if an interrupt occurs during DOZE can be configured using the Recover-on-Interrupt (ROI) bit and the Doze-on-Exit (DOE) bit. Refer to the table below for details about system behavior in all cases for a transition from Main to ISR back to Main.

DOZEN				Code Flow				
DOZEN	NUI	Main	ISR ⁽¹⁾	Return to Main				
0	0	Normal Operation	Normal operation and DOE = DOZEN (in hardware) DOZEN = 0 (unchanged)					
0	1	Normal Operation	Normal operation and DOE = DOZEN (in hardware) DOZEN = 0 (unchanged)	If DOE = 1 when return from interrupt: DOZE	If DOE = 0 when return from interrupt: Normal			
1	0	DOZE operation	DOZE operation and DOE = DOZEN (in hardware) DOZEN = 1 (unchanged)	operation and DOZEN = 1 (in hardware)	operation and DOZEN = 0 (in hardware)			
1	1	DOZE operation	Normal operation and DOE = DOZEN (in hardware) DOZEN = 0 (unchanged)					

Table 11-1. Interrupts During DOZE

Note:

1. User software can change DOE bit in the ISR.

11.2 Sleep Mode

Sleep mode is entered by executing the SLEEP instruction, while the Idle Enable (IDLEN) bit of the CPUDOZE register is clear (IDLEN = 0).

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running if enabled for operation during Sleep
- 2. The $\overline{\text{PD}}$ bit of the STATUS register is cleared
- 3. The $\overline{\text{TO}}$ bit of the STATUS register is set
- 4. The CPU clock is disabled
- 5. LFINTOSC, SOSC, HFINTOSC and ADCRC are unaffected and peripherals using them may continue operation in Sleep.
- 6. I/O ports maintain the status they had before Sleep was executed (driving high, low, or highimpedance)
- 7. Resets other than WDT are not affected by Sleep mode

Refer to individual chapters for more details on peripheral operation during Sleep.

PIC16(L)F18455/56 Power-Saving Operation Modes

Related Links

11.1.2 Interrupts During Doze

16.4 Register Summary - PMD

Address	Name	Bit Pos.								
0x0796	PMD0	7:0	SYSCMD	FVRMD				NVMMD	CLKRMD	IOCMD
0x0797	PMD1	7:0		TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
0x0798	PMD2	7:0	NCO1MD							
0x0799	PMD3	7:0		DAC1MD	ADCMD			C2MD	C1MD	ZCDMD
0x079A	PMD4	7:0		PWM7MD	PWM6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
0x079B	PMD5	7:0	CWG3MD	CWG2MD	CWG1MD					
0x079C	PMD6	7:0			UART2MD	UART1MD			MSSP2MD	MSSP1MD
0x079D	PMD7	7:0		SMT2MD	SMT1MD	CLC4MD	CLC3MD	CLC2MD	CLC1MD	DSM1MD

16.5 Register Definitions: Peripheral Module Disable


17. Interrupt-on-Change

An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual pin, or combination of pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- Rising and falling edge detection
- Individual pin interrupt flags

The following figure is a block diagram of the IOC module.

Figure 17-1. Interrupt-on-Change Block Diagram (PORTA Example)



Note: See link below for BOR Active Conditions.

Related Links

8.2.3 BOR Controlled by Software

17.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the PIE0 register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

Related Links

10.7.2 PIE0

PIC16(L)F18455/56 Interrupt-on-Change

17.5 Register Summary - Interrupt-on-Change

Address	Name	Bit Pos.								
0x1F3D	IOCAP	7:0	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
0x1F3E	IOCAN	7:0	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
0x1F3F	IOCAF	7:0	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
0x1F40										
 0x1F47	Reserved									
0x1F48	IOCBP	7:0	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
0x1F49	IOCBN	7:0	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0
0x1F4A	IOCBF	7:0	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0
0x1F4B										
	Reserved									
0x1F52										
0x1F53	IOCCP	7:0	IOCCP7	IOCCP6	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0
0x1F54	IOCCN	7:0	IOCCN7	IOCCN6	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0
0x1F55	IOCCF	7:0	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
0x1F56										
	Reserved									
0x1F68										
0x1F69	IOCEP	7:0					IOCEP3			
0x1F6A	IOCEN	7:0					IOCEN3			
0x1F6B	IOCEF	7:0					IOCEF3			

17.6 Register Definitions: Interrupt-on-Change Control

20.8.14 ADFLTR

Name:	ADFLTR
Address:	0x094

ADC Filter Register

Bit	15	14	13	12	11	10	9	8			
	FLTRH[7:0]										
Access	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	x	x	x	x	x	x	х	x			
Bit	7	6	5	4	3	2	1	0			
				FLTR	L[7:0]						
Access	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	x	x	x	x	x	x	x	x			

Bits 15:8 - FLTRH[7:0] ADC Filter Output Most Significant bits

In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the CRS bits. In LPF mode, this is the output of the low-pass filter.

Bits 7:0 - FLTRL[7:0] ADC Filter Output Least Significant bits

In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the CRS bits. In LPF mode, this is the output of the low-pass filter.

29. Capture/Compare/PWM Module

The Capture/Compare/PWM module is a peripheral that allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains five standard Capture/Compare/PWM modules (CCP1, CCP2, CCP3, CCP4 and CCP5). It should be noted that the Capture/Compare mode operation is described with respect to TMR1 and the PWM mode operation is described with respect to T2TMR in the following sections.

The Capture and Compare functions are identical for all CCP modules.



Important:

- 1. In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
- 2. Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

29.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (CCPxCON), a capture input selection register (CCPxCAP) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte).

29.1.1 CCP Modules and Timer Resources

The CCP modules utilize Timers 1 through 6 that vary with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in the table below.

Table 29-1.	CCP M	ode - Timer	Resources
-------------	-------	-------------	-----------

CCP Mode	Timer Resource
Capture	Timer1 Timer2 or Timer5
Compare	Timer1, Timer3 or Timer5
PWM	Timer2, Timer4 or Timer6

The assignment of a particular timer to a module is determined by the timer to CCP enable bits in the CCPTMRS0 and/or CCPTMRS1 registers. All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

(CWG) Complementary Waveform Generator Modul...




Figure 31-6. Simplified CWG Block Diagram (Forward and Reverse Full-Bridge Modes)

31.10 Dead-Band Jitter

When the rising and falling edges of the input source are asynchronous to the CWG clock, it creates jitter in the dead-band time delay. The maximum jitter is equal to one CWG clock period. Refer to the equations below for more details.

Equation 31-1. Dead-Band Delay Time Calculation

$$T_{DEAD - BAND_MIN} = \frac{1}{F_{CWG_CLOCK}} \cdot DBx < 5:0 >$$

$$T_{DEAD - BAND_MAX} = \frac{1}{F_{CWG_CLOCK}} \cdot DBx < 5:0 > +1$$

$$T_{JITTER} = T_{DEAD - BAND_MAX} - T_{DEAD - BAND_MIN}$$

$$T_{JITTER} = \frac{1}{F_{CWG_CLOCK}}$$

$$T_{DEAD - BAND_MAX} = T_{DEAD - BAND_MIN} + T_{JITTER}$$
Equation 31-2. Dead-Band Delay Example Calculation
$$DBx < 5:0 > = 0x0A = 10$$

$$F_{CWG_CLOCK} = 8 MHz$$


$$T_{JITTER} = \frac{1}{8 MHz} = 125ns$$


$$T_{DEAD - BAND_MIN} = 125ns \cdot 10 = 125\mu s$$

 $T_{DEAD - BAND_{MAX}} = 1.25\mu s + 0.125\mu s = 1.37\mu s$

31.11 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in the following figure.





31.11.1 Shutdown

The shutdown state can be entered by either of the following two methods:

Software Generated

33.8.6 CLCxSEL3

Name:	CLCxSEL3
Address:	0x1E15,0x1E1F,0x1E29,0x1E33


Generic CLCx Data 4 Select Register

7	6	5	4	3	2	1	0
				D4S	[5:0]		
		R/W	R/W	R/W	R/W	R/W	R/W
		x	x	x	x	x	х
	7	7 6	R/W	R/W R/W	D4S R/W R/W R/W	D4S[5:0] R/W R/W R/W R/W x x x x	D4S[5:0]

Bits 5:0 - D4S[5:0]

CLCx Data4 Input Selection bits Reset States: POR/BOR = xxxxx All Other Resets = uuuuu

Value	Description
n	Refer to CLC Input Sources for input selections



© 2018 Microchip Technology Inc.

37.2 Register Summary - SMT Control

Address	Name	Bit Pos.									
		7:0		TMRL[7:0]							
0x048C	SMT1TMR	15:8				TMR	H[7:0]				
		23:16				TMR	U[7:0]				
		7:0	CPRL[7:0]								
0x048F	SMT1CPR	15:8	CPRH[7:0]								
		23:16				CPR	J[7:0]				
		7:0		CPWL[7:0]							
0x0492	SMT1CPW	15:8				CPW	H[7:0]				
		23:16				CPW	U[7:0]				
		7:0				PRL	[7:0]				
0x0495	SMT1PR	15:8				PRF	I[7:0]				
		23:16				PRL	I [7:0]				
0x0498	SMT1CON0	7:0	EN		STP	WPOL	SPOL	CPOL	PS	[1:0]	
0x0499	SMT1CON1	7:0	GO	REPEAT				MODI	Ξ[3:0]		
0x049A	SMT1STAT	7:0	CPRUP	CPWUP		RST		TS	WS	AS	
0x049B	SMT1CLK	7:0							CSEL[2:0]	1	
0x049C	SMT1SIG	7:0		SSEL[4:0]							
0x049D	SMT1WIN	7:0						WSEL[4:0]			
0x049E	Reserved										
0x050B		7.0				TMD	1 [7:0]				
0x050C	SMT2TMR	7:0 15:8					L[7:0]				
0x050C	SIVITZTIVIK	23:16				TMR	H[7:0] U[7:0]				
		7:0					L[7:0]				
0x050F	SMT2CPR	15:8									
0x030F	SWITZOPK	23:16					H[7:0] J[7:0]				
		7:0					L[7:0]				
0x0512	SMT2CPW	15:8									
0x0512	SIVIT2CE W						H[7:0]				
		23:16		CPWU[7:0]							
0.0545	CMTODD	7:0	PRL[7:0]								
0x0515	SMT2PR	15:8	PRH[7:0]								
0.0540	ONTOONIC	23:16									
0x0518	SMT2CON0	7:0	EN STP WPOL SPOL CPOL PS[1:0]					[1:0]			
0x0519	SMT2CON1	7:0	GO	REPEAT		DOT		MODI			
0x051A	SMT2STAT	7:0	CPRUP	CPWUP		RST		TS	WS	AS	
0x051B	SMT2CLK	7:0		CSEL[2:0]							
0x051C	SMT2SIG	7:0	SSEL[4:0]								
0x051D	SMT2WIN	7:0		WSEL[4:0]							

37.3 Register Definitions: SMT Control

Register Summary

Address	Name	Bit Pos.								
0x1EBE	CLCIN3PPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1EBF										
	Reserved									
0x1EC2										
0x1EC3	ADACTPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1EC4	Reserved									
0x1EC5	SSP1CLKPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1EC6	SSP1DATPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1EC7	SSP1SSPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1EC8	SSP2CLKPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1EC9	SSP2DATPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1ECA	SSP2SSPPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1ECB	RX1PPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1ECC	CK1PPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1ECD	RX2PPS	7:0					T[1:0]		PIN[2:0]	
0x1ECE	CK2PPS	7:0				POR	T[1:0]		PIN[2:0]	
0x1ECF										
	Reserved									
0x1EFF										
0x1F00	INDF0	7:0		INDF0[7:0]						
0x1F01	INDF1	7:0		INDF1[7:0]						
0x1F02	PCL	7:0		PCL[7:0]						
0x1F03	STATUS	7:0				TO	PD	Z	DC	С
0x1F04	FSR0	7:0				FSR				
		15:8				FSR				
0x1F06	FSR1	7:0				FSR				
		15:8				FSR	H[7:0]			
0x1F08	BSR	7:0					BSF	R[5:0]		
0x1F09	WREG	7:0				WRE	G[7:0]			
0x1F0A	PCLATH	7:0					PCLATH[6:0]			
0x1F0B	INTCON	7:0	GIE	PEIE						INTEDG
0x1F0C										
	Reserved									
0x1F0F										
0x1F10	RAOPPS	7:0						S[5:0]		
0x1F11	RA1PPS	7:0						S[5:0]		
0x1F12	RA2PPS	7:0			PPS[5:0]					
0x1F13	RA3PPS	7:0			PPS[5:0]					
0x1F14	RA4PPS	7:0			PPS[5:0]					
0x1F15	RA5PPS	7:0			PPS[5:0]					
0x1F16	RA6PPS	7:0			PPS[5:0]					
0x1F17	RA7PPS	7:0			PPS[5:0]					
0x1F18	RB0PPS	7:0			PPS[5:0]					
0x1F19	RB1PPS	7:0			PPS[5:0]					
0x1F1A	RB2PPS	7:0						6[5:0]		
0x1F1B	RB3PPS	7:0					PPS	6[5:0]		

Register Summary

0x1F39 WPUA 7:0 WPUA7 WPUA6 WPUA5 WPUA4 WPUA3 WPUA2 WPUA1 WPUA0 0x1F3A ODCONA 7:0 ODCA7 ODCA6 ODCA5 ODCA4 ODCA3 ODCA2 ODCA1 ODCA0 0x1F3B SLRCONA 7:0 SLRA7 SLRA6 SLRA5 SLRA4 SLRA3 SLRA2 SLRA1 SLRA0 0x1F3B SLRCONA 7:0 INLVLA7 INLVLA6 INLVLA5 INLVLA4 INLVLA3 INLVLA3 INLVLA4 INLVLA4 INLVLA4 INLVLA3	Address	Name	Bit Pos.								
Ox1F1E RB8/PB 7.0 Image: Control of the control of t	0x1F1C	RB4PPS	7:0					PPS	[5:0]		
OxIF1F RB7PB 7.0 Image: Control of the control of t	0x1F1D	RB5PPS	7:0					PPS	[5:0]		
On1F20 RC0PPS 7.0 Image: Constraint of the second sec	0x1F1E	RB6PPS	7:0					PPS	[5:0]		
0x1F21 RC1PPS 7.0 2 PPS[5:0] PPS[5:0] 0x1F22 RC2PPS 7.0 2 PPS[5:0] 0 0x1F23 RC3PPS 7.0 2 PPS[5:0] 0 0x1F24 RC4PPS 7.0 2 PPS[5:0] 0 0x1F24 RC3PPS 7.0 2 PPS[5:0] 0 0x1F26 RC3PPS 7.0 2 PPS[5:0] 0 0x1F27 RC3PPS 7.0 2 PPS[5:0] 0 0x1F28 RC3PPS 7.0 ANSELA	0x1F1F	RB7PPS	7:0					PPS	[5:0]		
0x1F22 RC2PPS 7.0 0 0 PPS[5:0] 0x1F23 RC3PPS 7.0 0 PPS[5:0] 0 0x1F24 RC3PPS 7.0 0 PPS[5:0] 0 0x1F25 RC3PPS 7.0 0 PPS[5:0] 0 0x1F25 RC3PPS 7.0 0 PPS[5:0] 0 0x1F27 RC3PPS 7.0 0 PPS[5:0] 0 0x1F28 RC3PPS 7.0 0 PPS[5:0] 0 0x1F28 RC3PPS 7.0 0 PPS[5:0] 0 PPS[5:0] 0x1F28 SLRC0NA 7.0 ANSELA7 ANSELA5 ANSELA5 ANSELA4 ANSELA5 ANSELA5 <td>0x1F20</td> <td>RC0PPS</td> <td>7:0</td> <td></td> <td></td> <td></td> <td></td> <td>PPS</td> <td>[5:0]</td> <td></td> <td></td>	0x1F20	RC0PPS	7:0					PPS	[5:0]		
0x1F23 RC3PPS 7.0 Image: constraint of the second seco	0x1F21	RC1PPS	7:0					PPS	[5:0]		
Dx1F24 RC4PPS 7.0 PPS[5.0] 0x1F25 RC5PPS 7.0 PPS[5.0] 0x1F28 RC5PPS 7.0 PPS[5.0] 0x1F27 RC5PPS 7.0 PPS[5.0] 0x1F27 RC5PPS 7.0 PPS[5.0] 0x1F28 RC5PPS 7.0 PPS[5.0] 0x1F28 RC5PPS 7.0 ANSELA ANSELA <t< th=""><td>0x1F22</td><td>RC2PPS</td><td>7:0</td><td></td><td></td><td></td><td></td><td>PPS</td><td>[5:0]</td><td></td><td></td></t<>	0x1F22	RC2PPS	7:0					PPS	[5:0]		
0x1F25 RCSPPS 7.0 Image: constraint of the second seco	0x1F23	RC3PPS	7:0					PPS	[5:0]		
0x1F28 RC6PPS 7.0 Image: constraint of the second of t	0x1F24	RC4PPS	7:0					PPS	[5:0]		
0x1F27 RC7PPS 7.0 0x1 PPSE30 0x1F23 Reserved x <	0x1F25	RC5PPS	7:0					PPS	[5:0]		
Ox1F28 Reserved ANSELA 7.0 ANSELA7 ANSELA6 ANSELA5 ANSELA4 ANSELA2 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA2 ANSELA1 ANSELA2 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA1 ANSELA2 ANSELA1 INLVLA1 INLVLA1 INLVLA1 <thinlvla1< th=""> <thinlvla1< th=""> <thinlvla< th=""><td>0x1F26</td><td>RC6PPS</td><td>7:0</td><td></td><td></td><td></td><td></td><td>PPS</td><td>[5:0]</td><td></td><td></td></thinlvla<></thinlvla1<></thinlvla1<>	0x1F26	RC6PPS	7:0					PPS	[5:0]		
Image: Normal State Reserved Image: Normal State Image: Normal State <th< th=""><td>0x1F27</td><td>RC7PPS</td><td>7:0</td><td></td><td></td><td></td><td></td><td>PPS</td><td>[5:0]</td><td></td><td></td></th<>	0x1F27	RC7PPS	7:0					PPS	[5:0]		
Dx1F37 Dx ANSELA 7:0 ANSELA7 ANSELA6 ANSELA5 ANSELA4 ANSELA3 ANSELA3 ANSELA3 ANSELA3 ANSELA1 ANSELA1 ANSELA1 0x1F33 WPUA 7:0 WPUA7 WPUA6 WPUA5 WPUA3 WPUA2 WPUA1 WPUA0 0x1F33 SLRCONA 7:0 ODCA7 ODCA68 ODCA5 ODCA3 ODCA2 ODCA1 ODCA0 0x1F33 SLRCONA 7:0 SLRA7 SLRA6 SLRA5 SLRA4 SLRA3 SLRA2 SLRA1 SLRA0 0x1F35 INLVLA 7:0 INLVLA7 INLVLA5 INLVLA3 INLVLA3 INLVLA2 INLVLA1 INLVLA0 0x1F35 IOCAF IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAR3 IOCAF2 IOCAF1 IOCAF0 0x1F43 ANSELB7 ANSELB8 ANSELB6 ANSELB4 ANSELB1 ANSELB1 ANSELB4 ANSELB3 ANSELB3 ANSELB1 ANSELB1 ANSELB1 IOCAF1	0x1F28										
0x1F38 ANSELA 7:0 ANSELAT ANSELAT ANSELAS ANSE		Reserved									
0x1F39 WPUA 7:0 WPUA7 WPUA6 WPUA5 WPUA4 WPUA3 WPUA2 WPUA1 WPUA0 0x1F3A ODCONA 7:0 ODCA7 ODCA6 ODCA5 ODCA4 ODCA3 ODCA2 ODCA1 ODCA0 0x1F3B SLRCONA 7:0 SLRA7 SLRA6 SLRA5 SLRA4 SLRA3 SLRA2 SLRA1 SLRA0 0x1F3B SLRCONA 7:0 INLVLA7 INLVLA6 INLVLA5 INLVLA3 INLVLA2 INLVLA1 INLVLA1 INLVLA0 0x1F3B IOCAP 7:0 IOCAP7 IOCAP6 IOCAP5 IOCAP3 IOCAP2 IOCAP1 IOCAP0 0x1F4D IOCAF IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F40 Reserved Reserved SLRB7 ANSELB6 ANSELB5 ANSELB3 ANSELB3 ANSELB1 ANSELB0 ODCB1 ODCB0 ODCB1 ODCB2 <td< th=""><td>0x1F37</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	0x1F37										
0x1F3A ODCONA 7:0 ODCA7 ODCA6 ODCA5 ODCA4 ODCA3 ODCA2 ODCA1 ODCA0 0x1F3B SLRCONA 7:0 SLRA7 SLRA6 SLRA5 SLRA4 SLRA3 SLRA2 SLRA1 SLRA0 0x1F3C INLVLA 7:0 INLVLA7 INLVLA7 INLVLA5 INLVLA4 INLVLA3 INLVLA2 INLVLA1 INLVLA0 0x1F3D IOCAP 7:0 IOCAP7 IOCAP6 IOCAP5 IOCAP3 IOCAP2 IOCAP1 IOCAP0 0x1F3D IOCAF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F44 POLF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F44 WPUB 7:0 ANSELB7 ANSELB6 ANSELB5 ANSELB3 ANSELB2 ANSELB1 ANSELB0 0x1F44 WPUB 7:0 ODCB7 ODCB64 ODC	0x1F38	ANSELA	7:0	ANSELA7	ANSELA6	ANSELA5	ANSELA4	ANSELA3	ANSELA2	ANSELA1	ANSELA0
Ox1F3B SLRCONA 7:0 SLRA7 SLRA6 SLRA5 SLRA4 SLRA3 SLRA2 SLRA1 SLRA0 0x1F3C INLVLA 7:0 INLVLA7 INLVLA6 INLVLA5 INLVLA3 INLVLA3 INLVLA2 INLVLA1 INLVLA0 0x1F3D IOCAP 7:0 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 0x1F3E IOCAF 7:0 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 0x1F3F IOCAF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAP0 0x1F40	0x1F39	WPUA	7:0	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
Ox1F3C INLVLA 7:0 INLVLA7 INLVLA6 INLVLA5 INLVLA4 INLVLA3 INLVLA2 INLVLA1 INLVLA1 0x1F3D IOCAP 7:0 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP0 0x1F3E IOCAN 7:0 IOCAN7 IOCAN6 IOCAN5 IOCAP4 IOCAN3 IOCAP2 IOCAN1 IOCAN0 0x1F3F IOCAF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF0 IOCAF0 0x1F43 ANSELB 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF0 0x1F43 ANSELB 7:0 ANSELB7 ANSELB6 ANSELB5 ANSELB3 ANSELB2 ANSELB1 ANSELB1 MPUB0 0x1F44 WPUB 7:0 MPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0 0x1F44 ODCONB 7:0 SLR87	0x1F3A	ODCONA	7:0	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0
0x1F3D IOCAP 7:0 IOCAP7 IOCAP6 IOCAP5 IOCAP4 IOCAP3 IOCAP2 IOCAP1 IOCAP1 0x1F3E IOCAN 7:0 IOCAN7 IOCAN6 IOCAN5 IOCAN4 IOCAN3 IOCAN2 IOCAN1 IOCAN0 0x1F3F IOCAF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F40 Reserved Reserved IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F42 Reserved IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F43 ANSELB 7.0 ANSELB7 ANSELB6 ANSELB5 NLVB4 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 WPUB1 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 WPUB3 <t< th=""><td>0x1F3B</td><td>SLRCONA</td><td>7:0</td><td>SLRA7</td><td>SLRA6</td><td>SLRA5</td><td>SLRA4</td><td>SLRA3</td><td>SLRA2</td><td>SLRA1</td><td>SLRA0</td></t<>	0x1F3B	SLRCONA	7:0	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0
0x1F3E IOCAN 7:0 IOCAN7 IOCAN6 IOCAN5 IOCAN4 IOCAN3 IOCAN2 IOCAN1 IOCAN0 0x1F3F IOCAF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF6 0x1F40	0x1F3C	INLVLA	7:0	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3		INLVLA1	INLVLA0
0x1F3F IOCAF 7:0 IOCAF7 IOCAF6 IOCAF5 IOCAF4 IOCAF3 IOCAF2 IOCAF1 IOCAF0 0x1F40 Reserved Reserved Reserved Reserved Reserved Reserved	0x1F3D	IOCAP	7:0	IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
0x1F40 Reserved 7:0 ANSELB7 ANSELB6 ANSELB5 ANSELB3 ANSELB2 ANSELB1 ANSELB0 0x1F43 ANSELB 7:0 ANSELB7 ANSELB6 ANSELB5 ANSELB3 ANSELB2 ANSELB1 ANSELB0 0x1F44 WPUB 7:0 WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0 0x1F45 ODCONB 7:0 ODCB7 ODC66 ODC55 ODC84 ODCB3 ODC82 ODCB1 ODC80 0x1F46 SLRCONB 7:0 SLRB7 SLRB6 SLRB5 SLRB4 SLRB3 SLRB2 SLRB1 SLRB0 0x1F47 INLVLB 7:0 INLVLB7 INLVLB6 INLVLB5 INLVLB3 INLVLB2 INLVLB1 INLVLB0 0x1F43 IOCBP 7:0 IOCB77 IOCB76 IOCB75 IOCB74 IOCB73 IOCB72 IOCB71 IOCB76 IOCB74 IOCB73 IOCB72 IOCB71 IOCB76 IOCB74 IOCB74 <td>0x1F3E</td> <td>IOCAN</td> <td>7:0</td> <td>IOCAN7</td> <td>IOCAN6</td> <td>IOCAN5</td> <td>IOCAN4</td> <td>IOCAN3</td> <td>IOCAN2</td> <td>IOCAN1</td> <td>IOCAN0</td>	0x1F3E	IOCAN	7:0	IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
Image: Note of the served ox1F42 Image: Note of the served ox1F43 Anselbs Anselbs <t< th=""><td>0x1F3F</td><td>IOCAF</td><td>7:0</td><td>IOCAF7</td><td>IOCAF6</td><td>IOCAF5</td><td>IOCAF4</td><td>IOCAF3</td><td>IOCAF2</td><td>IOCAF1</td><td>IOCAF0</td></t<>	0x1F3F	IOCAF	7:0	IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
0x1F42	0x1F40										
0x1F43 ANSELB 7:0 ANSELB7 ANSELB6 ANSELB5 ANSELB4 ANSELB3 ANSELB2 ANSELB1 ANSELB0 0x1F44 WPUB 7:0 WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0 0x1F45 ODCONB 7:0 ODCB7 ODC66 ODC55 ODC64 ODC83 ODC82 ODC61 ODC60 0x1F46 SLRCONB 7:0 SLRB7 SLRB6 SLRB5 SLRB4 SLRB3 SLR22 SLRB1 SLRB0 0x1F47 INLVLB 7:0 INLVLB7 INLVLB6 INLVLB5 INLVLB4 INLVLB3 INLVLB1 INLVLB0 0x1F48 IOC8P 7:0 IOCB7 IOCB76 IOCB75 IOCB74 IOCB74 IOCB74 IOCB74 IOCB74 IOCB74 IOCB75 IOCB74 IOCB74 IOCB74 IOCB75 IOCB74 IOCB74 IOCB74 IOCB74 IOCB74 IOCB74 IOCB74 IOCB74 IOCB75 IOCB73 IOCB73		Reserved									
0x1F44 WPUB 7:0 WPUB7 WPUB6 WPUB5 WPUB4 WPUB3 WPUB2 WPUB1 WPUB0 0x1F45 ODCONB 7:0 ODCB7 ODCB6 ODCB5 ODCB4 ODCB3 ODCB2 ODCB1 ODCB0 0x1F46 SLRCONB 7:0 SLRB7 SLRB6 SLRB5 SLRB4 SLRB3 SLRB2 SLRB1 SLRB0 0x1F47 INLVLB 7:0 INLVLB7 INLVLB6 INLVLB4 INLVLB3 INLVLB2 INLVLB1 INLVLB0 0x1F48 IOCBP 7:0 IOCB77 IOCBP6 IOCBP5 IOCBP4 IOCBP3 IOCB22 IOCB71 IOCB70 0x1F49 IOCBN 7:0 IOCB77 IOCBP6 IOCB75 IOCB74 IOCB73 IOCB72 IOCB74 IOCB73 IOCB72 IOCB76 IOCB75 IOCB74 IOCB73 IOCB72 IOCB74 IOCB73 IOCB72 IOCB74 IOCB73 IOCB72 IOCB74 IOCB73 IOCB72 IOCB74 IOCB73 <t< th=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>											
0x1F45 ODCONB 7:0 ODCB7 ODCB6 ODCB5 ODCB4 ODCB3 ODCB2 ODCB1 ODCB0 0x1F46 SLRCONB 7:0 SLRB7 SLRB6 SLRB5 SLRB4 SLRB3 SLRB2 SLRB1 SLRB0 0x1F47 INLVLB 7:0 INLVLB7 INLVLB6 INLVLB5 INLVLB4 INLVLB3 INLVLB2 INLVLB1 INLVLB0 0x1F47 INLVLB 7:0 IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCB93 IOCBP2 IOCBP1 IOCBP0 0x1F48 IOCBF 7:0 IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCB93 IOCBP2 IOCBP1 IOCBP0 0x1F44 IOCBF 7:0 IOCBF7 IOCBF6 IOCBP5 IOCBP3 IOCBN3 IOCBP2 IOCBP1 IOCBP0 0x1F4A IOCBF 7:0 IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF3 IOCBF2 IOCBF1 IOCBF0 0x1F4B Reserved .											
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$											
0x1F47INLVLB7:0INLVLB7INLVLB6INLVLB5INLVLB4INLVLB3INLVLB2INLVLB1INLVLB10x1F48IOCBP7:0IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBP2IOCBP1IOCBP00x1F49IOCBN7:0IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBN00x1F4AIOCBF7:0IOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBF00x1F4BReservedIOCBF7IOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBF00x1F4EANSELC7:0ANSELC7ANSELC6ANSELC5ANSELC4ANSELC3ANSELC2ANSELC1ANSELC00x1F4FWPUC7:0ODCC7ODC66ODC5ODC44ODC33ODC22ODC11ODC000x1F50ODCONC7:0SLRC7SLRC6SLRC5SLRC4SLRC3SLRC2SLRC1SLRC00x1F51SLRCONC7:0INLVLC7INLVLC6INLVLC5INLVLC4INLVLC3INLVLC2INLVLC1INLVLC10x1F51SLRCONC7:0INLVLC7INLVLC6INLVLC5INLVLC4INLVLC3INLVLC2INLVLC1INLVLC00x1F53IOCCP7:0INLVLC7INLVLC6INLVLC5INLVLC4INLVLC3INLVLC2INLVLC1INLVLC00x1F53IOCCP7:0INCCCP7IOCCP6IOCCP5IOCCP4 <td< th=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>											
0x1F48 IOCBP 7:0 IOCBP7 IOCBP6 IOCBP5 IOCBP4 IOCBP3 IOCBP2 IOCBP1 IOCBP0 0x1F49 IOCBN 7:0 IOCBN7 IOCBN6 IOCBN5 IOCBN4 IOCBN3 IOCBN2 IOCBN1 IOCBN0 0x1F4A IOCBF 7:0 IOCBF7 IOCBF6 IOCBF5 IOCBF4 IOCBF3 IOCBF2 IOCBF1 IOCBF6 0x1F4B Reserved Reserved Reserved Reserved ANSELC7 ANSELC7 ANSELC6 ANSELC5 ANSELC4 ANSELC3 ANSELC1 ANSELC0 0x1F4F WPUC 7:0 WPUC7 WPUC6 WPUC5 WPUC4 WPUC3 WPUC2 WPUC1 WPUC0 0x1F4F WPUC 7:0 MPUC7 WPUC6 WPUC5 WPUC4 WPUC3 WPUC2 WPUC1 WPUC0 0x1F50 ODCONC 7:0 SLRC7 SLRC6 SLRC5 SLRC4 SLRC3 SLRC2											
0x1F49IOCBN7:0IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBN00x1F4AIOCBF7:0IOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF3IOCBF2IOCBF1IOCBF00x1F4BMasservedMass											
0x1F4AIOCBF7:0IOCBF7IOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF2IOCBF1IOCBF00x1F4B MeservedMeser											
0x1F4B 0x1F4DReservedImage: Second secon											
 0x1F4DReservedReservedReservedReserved <th></th> <th>юсы</th> <th>7.0</th> <th></th> <th>ЮСЫ О</th> <th>10081 3</th> <th>100814</th> <th>10001 3</th> <th></th> <th>юсыт</th> <th>ЮСЫ О</th>		юсы	7.0		ЮСЫ О	10081 3	100814	10001 3		юсыт	ЮСЫ О
Ox1F4DImage: Constraint of the second se		Reserved									
0x1F4EANSELC7:0ANSELC7ANSELC7ANSELC6ANSELC5ANSELC4ANSELC3ANSELC2ANSELC1ANSELC00x1F4FWPUC7:0WPUC7WPUC6WPUC5WPUC4WPUC3WPUC2WPUC1WPUC00x1F50ODCONC7:0ODCC7ODCC6ODCC5ODCC4ODCC3ODCC2ODCC1ODCC00x1F51SLRCONC7:0SLRC7SLRC6SLRC5SLRC4SLRC3SLRC2SLRC1SLRC00x1F52INLVLC7:0INLVLC7INLVLC6INLVLC5INLVLC4INLVLC3INLVLC2INLVLC1INLVLC00x1F53IOCCP7:0IOCCP7IOCCP6IOCCP5IOCCP4IOCCP3IOCCP2IOCCP1IOCCP0											
0x1F4F WPUC 7:0 WPUC7 WPUC6 WPUC5 WPUC4 WPUC3 WPUC2 WPUC1 WPUC0 0x1F50 ODCONC 7:0 ODCC7 ODCC6 ODCC5 ODCC4 ODCC3 ODCC2 ODCC1 ODCC0 0x1F51 SLRCONC 7:0 SLRC7 SLRC6 SLRC5 SLRC4 SLRC3 SLRC2 SLRC1 SLRC0 0x1F52 INLVLC 7:0 INLVLC7 INLVLC6 INLVLC5 INLVLC3 INLVLC2 INLVLC1 INLVLC0 0x1F53 IOCCP 7:0 IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0		ANSELC	7:0	ANSELC7	ANSELC6	ANSELC5	ANSELC4	ANSELC3	ANSELC2	ANSELC1	ANSELC0
0x1F50 ODCONC 7:0 ODCC7 ODCC6 ODCC5 ODCC4 ODCC3 ODCC2 ODCC1 ODCC0 0x1F51 SLRCONC 7:0 SLRC7 SLRC6 SLRC5 SLRC4 SLRC3 SLRC2 SLRC1 SLRC0 0x1F52 INLVLC 7:0 INLVLC7 INLVLC6 INLVLC5 INLVLC4 INLVLC3 INLVLC2 INLVLC1 INLVLC0 0x1F53 IOCCP 7:0 IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0											
0x1F51 SLRCONC 7:0 SLRC7 SLRC6 SLRC5 SLRC4 SLRC3 SLRC2 SLRC1 SLRC0 0x1F52 INLVLC 7:0 INLVLC7 INLVLC6 INLVLC5 INLVLC3 INLVLC2 INLVLC1 INLVLC0 0x1F53 IOCCP 7:0 IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0											
0x1F52 INLVLC 7:0 INLVLC7 INLVLC6 INLVLC5 INLVLC4 INLVLC3 INLVLC2 INLVLC1 INLVLC0 0x1F53 IOCCP 7:0 IOCCP7 IOCCP6 IOCCP5 IOCCP4 IOCCP3 IOCCP2 IOCCP1 IOCCP0											
0x1F53 10CCP 7:0 10CCP7 10CCP6 10CCP5 10CCP4 10CCP3 10CCP2 10CCP1 10CCP0											INLVLC0
0x1F55 IOCCF 7:0 IOCCF7 IOCCF6 IOCCF5 IOCCF4 IOCCF3 IOCCF2 IOCCF1 IOCCF0	0x1F55	IOCCF	7:0	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
Ox1F56 Reserved Image: Contract of the second seco	0x1F56	Reserved									

42.4.9 Comparator Specifications

Table 42-15.

$V_{DD} = 3.0V, T_A = 25^{\circ}C$										
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions			
CM01	V _{IOFF}	Input Offset Voltage	_	±30	_	mV	$V_{\rm ICM} = V_{\rm DD}/2$			
CM02	V _{ICM}	Input Common Mode Range	GND		V _{DD}	V				
CM03	CMRR	Common Mode Input Rejection Ratio		50		dB				
CM04	V _{HYST}	Comparator Hysteresis	15	25	35	mV				
CM05	T _{RESP} (1)	Response Time, Rising Edge	_	300	600	ns				
		Response Time, Falling Edge	_	220	500	ns				
CM06*	T _{MCV2VO} ⁽²⁾	Mode Change to Valid Output		_	10	ns				

* - These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note:

- 1. Response time measured with one comparator input at $V_{DD}/2$, while the other input transitions from V_{SS} to V_{DD} .
- 2. A mode change includes changing any of the control register values, including module enable.

42.4.10 5-Bit DAC Specifications


Table 42-16.

	Standard Operating Conditions (unless otherwise stated) V _{DD} = 3.0V, T _A = 25°C									
Param No.	Sym.	Characteristic	Min.	Тур. †	Max.	Units	Conditions			
DSB01	V _{LSB}	Step Size	_	(V _{DACREF} +- V _{DACREF} -)/32	_	V				
DSB02	V _{ACC}	Absolute Accuracy			±0.5	LSb				

Electrical Specifications


Standard Operating Conditions (unless otherwise stated)						
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + $T_{SU:DAT}$ = 1000 + 250 = 1250 ns (according to the Standard mode l ² C bus specification), before the SCL line is released.						

Figure 42-22. I²C Bus Data Timing



Note: Refer to Figure 42-4 for load conditions.

PIC16(L)F18455/56 Packaging Information



44.1 Package Details

The following sections give the technical details of the packages.