

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	68000
Number of Cores/Bus Width	1 Core, 16/32-Bit
Speed	12MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 85°C (TC)
Security Features	-
Package / Case	68-BCPGA
Supplier Device Package	68-CPGA (26.92x26.92)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts68c000vr12a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1-3. 68-terminal Pin Grid Array




Figure 1-4. 68-lead Quad Pack






Table 1-1. Terminal Designations (Continued)

Symbol	Function	Category	
BERR		Input	
RESET	System control	lonut/Output	
HALT		Input/Output	
VPA		Input	
VMA	6800 peripheral control	Output	
Е		Output	
CLK	Clock	Input	
D0 to D15	Data bus	Input/Output	

Note: 1. V_{SS} is the reference terminal for the voltages

1.5 Signal Description

The input and output signals are illustrated functionally in Figure 1-6 and are described in the following paragraphs.

Figure 1-6. Input and Output Signals




Table 1-2. Data Strobe Control of Data Bus

UDS	LDS	R/W	D8-D15	D0-D7
High	High		No valid data	No valid data
Low	Low	High	Valid data bits 8-15	Valid data bits 0-7
High	Low	High	No valid data	Valid data bits 0-7
Low	High	High	Valid data bits 8-15	No valid data
Low	Low	Low	Valid data bits 8-15	Valid data bits 0-7
High	Low	Low	Valid data bits 0-7	Valid data bits 0-7
Low	High	High	Valid data bits 8-15	Valid data bits 8-15

1.5.0.1 Address Bus (A1 through A23)

This 24-bit, unidirectional, three-state bus is capable of addressing 16 megabytes of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2 and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are set to a logic high.

1.5.0.2 Data Bus (D0 Through D15)

This 16-bit, bidirectional, three-state bus is the general-purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines D0-07.

1.5.0.3 Asynchronous Bus Control

Asynchronous data transfers are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

ADDRESS STROBE (AS)

This signal indicates that there is a valid address on the address bus.

READ/WRITE (R/W)

This signal defines the data bus transfer as a read or write cycle. The R/\overline{W} signal also works in conjunction with the data strobes as explained in the following paragraph.

UPPER AND LOWER DATA STROBE (UDS, LDS)

These signals control the flow of data on the data bus, as shown in Table 1-2. When the R/\overline{W} line is high, the processor will read from the data bus as indicated. When the R/W line is low, the processor will write to the data bus as shown.

DATA TRANSFER ACKNOWLEDGE (DTACK)

This input indicates that the data transfer is completed. When the processor recognizes $\overline{\text{DTACK}}$ during a read cycle, data is latched and the bus cycle terminated. When $\overline{\text{DTACK}}$ is recognized during a write cycle, the bus cycle is terminated.

1.5.0.4 Bus Arbitration Control

The three signals, bus request, bus grant, and bus grant acknowledge, form a bus arbitration circuit to determine which device will be the bus master device.

BUS REQUEST (BR)

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

BUS GRANT (BG)

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

BUS GRANT ACKNOWLEDGE (BGACK)

This input indicates that some other device has become the bus master.





This signal should not be asserted until the following four conditions are met:

- 1. a bus grant has been received,
- 2. address strobe is inactive which indicates that the microprocessor is not using the bus,
- data transfer acknowledge is Inactive which indicates that neither memory nor peripherals are using the bus, and
- 4. bus grant acknowledge is inactive which indicates that no other device is still claiming bus mastership.

1.5.0.5 Interrupt Control (IPL0, IPL1, IPL2)

These Input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority white level zero indicates that no interrupts are requested. Level seven cannot be masked. The least significant bit is given in IPLO and the most significant bit is contained in IPL2. These lines must remain stable until the processor signals interrupt acknowledge (FC0-FC2 are all high) to insure that the interrupt is recognized.

1.5.0.6 System Control

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

BUS ERROR (BERR)

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- 1. nonresponding devices,
- 2. interrupt vector number acquisition failure,
- 3. illegal access request as determined by a memory management unit, or
- 4. other application dependent errors.

The bus error signal interacts with the halt signal to determine if the current bus cycle should be re-executed or if exception processing should be performed.

RESET (RESET)

This bidirectional signal line acts to reset (start a system initialization sequence) to processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time.

HALT (HALT)

When this bldirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state.

When the processor has stopped executing Instructions, such as in a double bus fault condition, the $\overline{\text{HALT}}$ line is driven by the processor to indicate to external devices that the processor has stopped.



Table 2-2. Recommended Condition of Use

			Operating Ra	ange	
Symbol	Parameter	Model	Min	Max	Unit
V _{CC}	Supply voltage	All	4.5	5.5	V
V _{IL}	Low level input voltage	All	0	0.8	V
V _{IH}	High level input voltage (see also "Package" on page 10)	All	2.0	V _{CC}	V
T _{CASE}	Operating temperature	All	-55	+125	°C
R_{L}	Value of output load resistance	All	(1)		Ω
C _L	Output loading capacitance	All		(1)	pF
t _{r(c)}	Clock rise time (see Figure 2-1)	All		10	ns
t _{f(c)}	Clock fall time (see Figure 2-1)	All		10	ns
		TS68C000-8	4.0	8.0	MHz
f _C	Clock frequency (see Figure 2-1)	TS68C000-10	4.0	10.0	MHz
		TS68C000-12	4.0	12.5	MHz
		TS68C000-8	125	250	ns
t _{CYC}	Clock time (see Figure 2-1)	TS68C000-10	100	250	ns
		TS68C000-12	80	250	ns
		TS68C000-8	55	125	ns
t _{W(CL)}	Clock pulse width low (see Figure 2-1)	TS68C000-10	45	125	ns
		TS68C000-12	35	125	ns
		TS68C000-8	55	125	ns
t _{W(CH)}	Cycle pulse width high (see Figure 2-1)	TS68C000-10	45	125	ns
		TS68C000-12	35	125	ns

Note: 1. Load networks number 1 to 4 as specified in "Test Conditions Specific to the Device" on page 26 (Figure 2-2 and Figure 2-3) gives the maximum loading for the relevant output.

2.4.4.3 Special Recommended Conditions for CMOS Devices

1. CMOS Latch-up

The CMOS cell is basically composed of two complementary transistors (a P-channel and an N-channel), and, in the steady state, only one transistor is turned-on. The active P-channel transistor sources current when the output is a logic high and presents a high impedance when the output is a logic low. Thus the overall result is extremely low power consumption because there is no power loss through the active P.channel transistor. Also since only once transistor is determined by leakage currents.

Because the basic CMOS cell is composed of two complementary transistors, a virtual semiconductor controlled rectifier (SCR) may be formed when an input exceeds the supply voltage. The SCR that is formed by this high input causes the device to become "latched" in a mode that may result in excessive current drain and eventual destruction of the device. Although the device is Implemented with input protection diodes, care should be exercised to ensure that the maximum input voltages specification is not exceeded tram voltage transients; others may require no additional circuitry.

- 2. CMOS Applications
- The TS68C000 completely satisfies the input/output drive requirements of CMOS logic devices.
- The HCMOS TS68C000 provides an order of magnitude power dissipation reduction when compared to the HMOS TS68000. However, the TS68C000 does not offer a "power down" or "halt" mode. The minimum operating frequency of the TS68C000 is 4 MHz.

2.4.5 Thermal Characteristics

Table 2-3. Thermal Characteristics

Package	Symbol	Parameter	Value	Unit
DIL 64	θ_{JA}	Thermal resistance junction to ambient	25	°C/W
DIL 64	$\theta_{\sf JC}$	Thermal resistance junction to case	6	°C/W
DCA CO	$\theta_{\sf JA}$	Thermal resistance junction to ambient	30	°C/W
PGA 68	$\theta_{\sf JC}$	Thermal resistance junction to case	6	°C/W
1,000,00	θ_{JA}	Thermal resistance junction to ambient	40	°C/W
LCCC 68	$\theta_{\sf JC}$	Thermal resistance junction to case	8	°C/W
COED CO	θ_{JA}	Thermal resistance junction to ambient	40	°C/W
CQFP 68	$\theta_{\sf JC}$	Thermal resistance junction to case	10	°C/W

2.4.5.1 Power Considerations

The average chip-junction temperature, T_{J.} in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

T_A = Ambient Temperature, °C

 θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{CC} \times V_{CC}$. Watts – Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins – User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An Approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K: (T_1 + 273)$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_{D} \cdot (T_A + 273) + \theta_{AA} \cdot P_D^2$$
 (3)

where K is constant pertaining to the particular part K can be determined from the equation (3) by measuring PD (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}) .



Table 2-5. Dynamic Characteristics – TS68C000-8 (Continued) $V_{CC} = 5.0 \ V_{DC} \pm 10\%$; GND = $0 \ V_{DC}$; Tc = -55/+125°C and Tc = -40°C/+85°C

			Figure			Lim	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
		Set-up time		ldem	25°C			
11	t _{SU} (AVSL)	Address valid to	10 – 11	test 27	max	30 ⁽⁴⁾		ns
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	AS, LDS, UDS low		Load: 4	min			
		Propagation time		ldem	25°C		3.5	CLKS
35	35 t _{PHL} (BRLGL)	BD low to	12	test 27 Load: 3	max	1.5		ns
	(2.12.2)				min		+90	
		t _{PLH} (GALEH) Propagation time BGACK low to BG high		Idem test 27 Load: 3	25°C		3.5	CLKS
37	t _{PLH} (GALEH)		12		max	1.5		(2)
	(6 1.2.1.)				min		+90	ns
		Set-up time		Idem test 27	25°C			
48	t _{SU} (BELDAL)	BERR low to	11		max	20 ⁽⁵⁾	_	ns
	(===::=)	DTACK low			min			
		Set-up time			25°C			
48	t _{SU} (BELDAL)	BERR low to	10 – 11	Idem test 27	max	20 ⁽⁵⁾	_	ns
	(===::=)	DTACK low		1001 _	min			
		Hold time		Idem	25°C			
26	$(DOSL) \begin{array}{c} t_h \\ \hline Data-out\ valid\ to} \\ \hline LDS, \ \overline{UDS}\ low \\ \end{array}$	11	test 27	max	30 ⁽⁴⁾	_	ns	
		LDS, UDS low		Load: 4	min			

Note: * Algebraic values

Table 2-6. Dynamic Characteristics – TS68C000-10

			Figure			Lim	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
	27 t_{SU} (DICL) Set-up time Data-in to clock low ⁽¹⁾		See "Input and	25°C				
			Output Signals for Dynamic	max				
27		•	10 – 11	Measurements" on page 29 (a) to (c) fc = 10 MHz	min	20 ⁽¹⁰⁾		ns
		Set-up time			25°C			
47	t _{SU} (SDTCL)	DTACK low to clock	10 – 11	ldem test 27	max	20 ⁽¹⁰⁾		ns
	(SDTOL)	low ⁽¹⁾			min			

^{**} Measurement method: see "General Requirements" on page 14 and "Test Conditions Specific to the Device" on page 26 Referred notes are given on page 25.

 Table 2-6.
 Dynamic Characteristics – TS68C000-10 (Continued)

			Figure			Lin	nits																																								
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit																																							
				ldem	25°C																																										
18	t _{PLH} (CHRHX)	Propagation time CLK high to R/W high	10 – 11	test 27	max		60 ⁽³⁾	ns																																							
	(0			Load: 4	min																																										
		_		ldem	25°C																																										
20	t _{PHL} (CHRL)	Propagation time CLK high to R/W low	10 – 11	test 27	max		60 ⁽³⁾	ns																																							
	, ,	Ü		Load: 4	min																																										
	t _{PZL}	Propagation time		ldem	25°C																																										
23	t _{PZH} CLK low to Data-ou	CLK low to Data-out	10 – 11	- 11 test 27	max		55 ⁽³⁾	ns																																							
(CLDO)	valid		Load: 4	min																																											
	t _{PZL}	Propagation time		Idem	25°C																																										
6	t_{PZH}	CLK low to Address	10 – 11	test 27	max		60	ns																																							
(CLAV)	valid		Load: 4	min																																											
		RESET/HALT input transition time			25°C																																										
32	t _{HRRF} (CHGL)		10 – 11	ldem test 27	max		200	ns																																							
	, ,				min																																										
				Idem 2 test 27 Load: 3	25°C																																										
33	t _{PHL} (CHGL)	Propagation time CLK high to BG low			max		60	ns																																							
		_			min																																										
		Donata nation time		Idem	25°C																																										
34	t _{PLH} (CHGH)	Propagation time CLK high to BG high	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	test 27	max	ax 60	60	ns
		, ,		Load: 3	min																																										
				Idem	25°C																																										
40	t _{PHL} (CLVM)	Propagation time CLK low to VMA low	13	test 27	max		70	ns																																							
				Load: 4	min																																										
				Idem	25°C																																										
41	t _{PHL} (CLE)	Propagation time CLK low to E low	13	test 27	max		55	ns																																							
				Load: 4	min																																										
				Idem	25°C																																										
8	t _H (SHAZ)	Hold time CLK high to Address	10 – 11	test 27	max	0		ns																																							
	, ,	to Address		Load: 3	min																																										
	. Se	Set-up time	10 – 11		25°C																																										
11	t _{SU} (AVSL)	Address valid to			max	20 ⁽⁴⁾		ns																																							
	, ,	AS, LDS, UDS low		Load: 4	min																																										





 Table 2-6.
 Dynamic Characteristics – TS68C000-10 (Continued)

			Figure			Lim	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
		Propagation time		ldem	25°C		3.5	CLKS
35	t _{PHL} (BRLGL)	BR low to	12	test 27	max	1.5		(2)
	,	BG low		Load: 3	min		+80	ns
	37 (GALGH)	Propagation time		ldem 12 test 27 Load: 3	25°C		3.5	CLKS
37		BGACK low to	12		max	1.5		(2)
	(5	BG high	gh		min		+80	ns
		. Set-up time			25°C			
48	t _{SU} (BELDAL)	BERR low to	11	ldem test 27	max	20 ⁽⁵⁾		ns
	,	DTACK low		1001 27	min			
		Set-up time			25°C			
48	t _{SU} (BELDAL)	BERR low to	10 – 11	ldem test 27	max	20 ⁽⁵⁾		ns
	,	DTACK low			min			
	_	Hold time		ldem	25°C			
26	t _H (DOSL)	Data-out valid to	11	test 27	max	20 ⁽⁴⁾		ns
	(/	LDS, UDS low		Load: 4	min			

Note: * Algebraic values

Table 2-7. Dynamic Characteristics – TS68C000-12

			Figure			Lim	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
			See "Input and	25°C				
		Set-up time		Output Signals for Dynamic	max			
27	t _{SU} (DICL)	Data-in to clock low ⁽¹⁾	a-in to clock 10 – 11 Measurements" on	min	10 ⁽¹⁰⁾		ns	
		Set-up time		Idem test 27	25°C			
47	t _{SU} (SDTCL)	DTACK low to	10 – 11		max	20 ⁽¹⁰⁾		ns
	(==:=)	clock low ⁽¹⁾			min			
		Set-up time		Idem test 27	25°C			
47	47 $t_{SU} = \overline{BR}$	BR low to clock	10 – 11		max	20 ⁽¹⁰⁾		ns
	, - ,	low ⁽¹⁾			min			

^{**} Measurement method: see "General Requirements" on page 14 and "Test Conditions Specific to the Device" on page 26 Referred notes are given on page 25.

 Table 2-7.
 Dynamic Characteristics – TS68C000-12 (Continued)

			Figure			Lin	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
		Set-up time			25°C			
47	t _{SU} (SBGCL)	BGACK low to	10 – 11	Idem test 27	max	20 ⁽¹⁰⁾		ns
	(020.02)	clock low ⁽¹⁾			min			
		Set-up time VPA low to clock			25°C			
47	t _{SU} (SVPACL)		10 – 11	Idem test 27	max	20 ⁽¹⁰⁾		ns
		low ⁽¹⁾			min			
		0 · · · · DEDD			25°C			
47		Set-up time BERR low to clock low ⁽¹⁾	10 – 11	Idem test 27	max	20 ⁽¹⁰⁾		ns
	,				min			
					25°C			
2	t _w (CL)	Clock width low	10 – 11	Idem test 27	max	35	125	ns
,				min				
	3 t _w (CH)	Clock width high	10 – 11		25°C			
3				Idem test 27	max	35	125	ns
					min			
	t _{PLH} Propagation time	ne	Idem	25°C				
6A	t _{PHL}	clock high to FC	10 – 11		max		55	ns
	(CHFCV)	valid			min			
		Propagation time		Idem	25°C			
9	t _{PHL} (CHSLX)	clock high to AS	10 – 11	test 27	max		55 ⁽³⁾	ns
	,	low		Load: 4	min			
		Propagation time		Idem	25°C			
9	t _{PHL} (CHSL)	CLK high to \overline{LDS} ,	10 – 11	test 27	max		55 ⁽³⁾	ns
	, ,	UDS low		Load: 4	min			
		Propagation time		Idem	25°C			
12	t _{PLH} (CLSH)	CLK low to \overline{LDS} ,	10 – 11	test 27	max		50 ⁽³⁾	ns
	, ,	UDS high		Load: 4	min			
		Propagation time		Idem	25°C			
12	t _{PLH} (CLSH)	CLK low to \overline{LDS} ,	10 – 11	test 27	max		50 ⁽³⁾	ns
	, ,	UDS high		Load: 4	min			
		t _{PLH} CHRHX) Propagation time CLK high to R/W high		Idem	25°C			
18	t _{PLH} (CHRHX)		10 – 11	test 27	max		60 ⁽³⁾	ns
	, ,			Load: 4	min			

Table 2-7. Dynamic Characteristics – TS68C000-12 (Continued)

			Figure			Lim	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
	Propagation time		ldem	25°C		3.5	CLKS	
37	t _{PLH} (GALGH)	BGACK low to	12		max	1.5		(2)
	(3)	BG high			min		+70	ns
		Set-up time BERR low to DTACK low	11	Idem test 27	25°C	20 ⁽⁵⁾		
48	t _{SU} (BELDAL)				max			ns
	(DELDI (E)				min			
		Set-up time			25°C			
48	t _{SU} (BELDAL)	BERR low to	10 – 11	Idem test 27	max	20 ⁽⁵⁾		ns
	(DEED/ (E)	DTACK low		1001 27	min	•		
		Hold time		Idem	25°C			
26	t _H (DOSL)	Data-out valid to	11	test 27	max	15 ⁽⁴⁾		ns
	(2302)	LDS, UDS low		Load: 4	min	•		

Note: * Algebraic values

2.6.1.1 Referred notes to Table 2-4, Table 2-5, Table 2-6, Table 2-7

The following notes shall apply where referred into Table 2-4, Table 2-5, Table 2-6 and Table 2-7.

- Notes: 1. If the asynchronous setup time (47) requirements are satisfied, the DTACK low-to-data setup time (31) requirement Gan be ignored. The data must only satisfy the data-in to clock-low setup time (27) for the following cycle.
 - 2. Where "CLKS" is stated as unit time limit, the relevant time in nanoseconds shall be calculated as the actual cycle time of clock signal input multiply by the given number of CLKS limits.
 - 3. For a loading capacitance of less than or equal to 50 picofarads, substrate 5 nanoseconds from the value given in the maximum columns.
 - 4. Actual value depends on period.
 - 5. If 47 is satisfied for bath DTACK and BERR, 48 may be 0 nanoseconds.
 - 6. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
 - 7. The falling edge of 56 triggers bath the negation of the strobes (\overline{AS} , and X DS) and the falling edge of E. either of these events can occur first depending upon the loading on each signal. Specification 49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.
 - 8. When \overline{AS} and R/\overline{W} are equally loaded (±20%), substrate 10 nanoseconds from the values in these columns.
 - 9. Each terminal of the device under test shall be tested separately against all existing VCC and VSS terminals of the device which shall be shorted together for the test. The other untested terminals shall be unconnected during the test. One cycle consists of the application of the bath limits as given in Table 2-5, Table 2-6 and Table 2-7.
 - 10. This value should be treated as a min for design purpose. For the conformance testing the value shall be regarded as the maximum time.



^{**} Measurement method: see "General Requirements" on page 14 and "Test Conditions Specific to the Device" on page 26



Table 2-8. AC Electrical Specification – Clock Timing

		8 MHz		10 MHz		12.5 MHz		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
f	Frequency of operation	4.0	8.0	4.0	10.0	4.0	12.5	MHz
t _{cyc}	Cycle time	125	250	100	250	80	250	ns
t _{CL} t _{CH}	Clock pulse width	55 55	125 125	45 45	125 125	35 35	125 125	ns
t _{Cr} t _{Cf}	Rise and fall times		10 10		10 10		10 10	ns

2.6.2 Test Conditions Specific to the Device

2.6.2.1 Loading Network

The applicable loading network shall be as defined in column "Test Conditions" of Table 2-5, Table 2-6 and Table 2-7, referring to the loading network number as shown in Figure 2-2 and Figure 2-3 below.

Figure 2-2. Passive Loads




Figure 2-3. Active Loads






Figure 2-5. Write Cycle Timing




Figure 2-6. AC Electrical Waveforms – Bus Arbitration





Figure 2-7. Enable/Interface Timing



2.6.2.3 Input and Output Signals for Dynamic Measurements

1. Input pulse characteristics

Where input pulse generator is loaded by only a 50Ω resistor, the input pulse characteristics shall be as shown in Figure 2-8.



 Table 2-9.
 Additional Electrical Characteristics

			Ref	Load	TS68C000-8		TS68C000-10		TS68C000-12		
Item					Limits		Limits		Limits		
NO.	Symbol	Parameter	Number	Number	Min	Max	Min	Max	Min	Max	Unit
6A	V _{OH}	High level output voltage for E with pull up R = 1.1K to V _{CC}			Min	V _{CC} - 0.75	Min	V _{CC} - 0.75	Min	V _{CC} -0.75	V
37	t _{PLZ} t _{PHZ} (CLAZX)	Propagation time CLK low to Address 3-state	Fig. 10 Ref. 7	3		80		70		60	ns
39	t _{PHZ} (CHSZX)	Propagation time CLK high to AS, LDS, UDS 3-state	Fig. 11 Ref. 16	4		80		70		60	ns
40	t _{PLZ} t _{PHZ} (CHRZ)	Propagation time CLK high to R/W 3-state	Fig. 12 Ref. 16	4		80		70		60	ns
41	t _{PHZ} t _{PLZ} (CHAZX)	Propagation time CLK high to Data 3-state	Fig. 11 Ref. 7	4		80		70		60	ns
43	t _H (SHAZ)	Hold time \overline{AS} , \overline{LDS} , \overline{UDS} high to Address	Fig. 10 Ref. 13	3	30		20		10		ns
44	t _w (SL)	AS/DS width low	Fig. 10 Ref. 14		240 (4)		195 (4)		160 (4)		ns
45	t _w (SL)	AS, LDS, UDS width high	Fig. 10 Ref. 15		150 (4)		105 (4)		65 (4)		ns
46	t _{SU} (SHRH)	Set-up time LDS, UDS high to R/W high	Fig. 10 Ref. 17	4	40 (4)		20 (4)		10 (4)		ns
47	t _{SU} (AVRL)	Set-up time Address valid to R/W low	Fig. 10 Ref. 21	4	20 (4)		0 (4)		O (4)		ns
48	t _{PHL} (RLSL)	Propagation time R/W low to lds, uds low	Fig. 11 Ref. 22	4	80		50 (4)		30 (4)		ns
49	t _H (SHDO)	Hold time LDS, UDS high to Data-out	Fig. 11 Ref. 25	4	30 (4)		20 (4)		15 (4)		ns
50	t _H (SHDI)	Hold time AS, LDS, UDS high to Data-in	Fig. 10 Ref. 29		0		0		0		ns
52	t _H (BRHGH)	Propagation time BR high to BG high ⁽⁶⁾	Fig. 12 Ref. 36	3	1.5	3.5 + 90	1.5	3.5 + 80	1.5	3.5 + 70	CLKS (2) ns






2.7 Functional Description

2.7.1 Description of Registers

Figure 2-10. User Programming Model




As shown in the user programming model (Figure 2-10), the TS68C000 offers 16/32 bits registers and a 32 bits program counter. The first eight registers (D0 – D7) are used as data registers for byte (8-bit), and long word (32-bit) operations. The second set of seven registers (A0-A6) and the user stack pointer (USP) may be used as software stack pointers and base address registers. In addition, the registers may be used for word and long word operations. All of the 16 registers may be used as index registers.

In supervisor mode, the upper byte of the status register and the supervisor stack pointer (SSP) are also available to the programmer. These registers are shown in Figure 2-11.



Figure 2-13. EF6800 Interfacing Flowchart



2.7.6.1 Data Transfer Operation

Three signals on processor provide the EF 6800 interface. They are: enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or phase 2 signal in existing EF 6800 systems. The bus frequency is one tenth of the incoming TS68C000 clock frequency. The timing of E allows 1 MHz peripherals to be used 8 MHz TS68C000. Enable has a 60/40 duty cycle, that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

EF6800 cycle timing is given in Figure 2-17 and Figure 2-18. At state zero (50) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output fines. One-half clock later, in state 1, the address bus is released from the high-impedance state.

During state 2, the address strobe (\overline{AS}) is asserted to indicate that there Is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle, the read/write (R/\overline{W}) signal is switched to low (write) during state 2. One-half clock later, in state 3, the write data Is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of \overline{VPA} .

The $\overline{\text{VPA}}$ input signals the processor that the address on the bus is the address of an EF 6800 device (or an area reserved for EF6800 devices) and that the bus should conform to the phase 2 transfer characteristics of the EF 6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by the address strobe. Chip select for the EF 6800 peripherals should be derived by decoding the address bus conditioned by $\overline{\text{VMA}}$.




Figure 2-18. TS68C000 to EF6800 Peripheral Timing Diagram – Worse Case

Note: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

2.8 Preparation For Delivery

2.8.1 Packaging

Microcircuit are prepared for delivery in accordance with MIL-PRF-38535.

2.8.2 Certificate of Compliance

Atmel offers a certificate of compliance with each shipment of parts, affirming the products are in compliance with MIL-STD-883 and guarantying the parameters not tested at extreme temperatures for the entire temperature range.


2.9 Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50%, if practical.



2.11.3 Standard Product



Note: 1. For availability of the different versions, contact your Atmel sale office.





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

