# E·XFL



### Welcome to E-XFL.COM

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Product Status	Obsolete
Core Processor	68000
Number of Cores/Bus Width	1 Core, 16/32-Bit
Speed	8MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 85°C (TC)
Security Features	-
Package / Case	68-BCPGA
Supplier Device Package	68-CPGA (26.92x26.92)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts68c000vr8a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Parameter	Test Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply voltage		-0.3	+6.5	V
VI	Input voltage		-0.3	+6.5	V
Vo	Output voltage		NA	NA	V
V <sub>oz</sub>	Off state voltage		-0.3	11.0	V
۱ <sub>۵</sub>	Output currents		NA	NA	mA
l <sub>i</sub>	Input currents		NA	NA	mA
Р	Max power dissinction	T <sub>CASE</sub> = -55°C		0.27	W
Г <sub>DMAX</sub>		$T_{CASE} = +125^{\circ}C$		0.27	W
T <sub>STG</sub>	Storage temperature		-55	+150	°C
TJ	Junction temperature			+150	°C
T <sub>LEADS</sub>	Lead temperature	Max 5 sec. Soldering		+270	°C

**Table 2-1.**Absolute Maximum Ratings

2.4.4.2 Recommended Condition of Use and Guaranteed Characteristics

• Guaranteed Characteristics (Table 2-5 and Table 2-8)

The characteristics associated to a specified measurement in the detail specification shall only be for inspection purposes.

Such characteristic defined in this specification is guaranteed only under the conditions and within the limits which are specified for the relevant measurement. Unless otherwise specified, this guarantee applies within all the recommended operating ranges specified below.

• Recommended conditions of use (Table 2-2)

To the correct operation of the device, the conditions of use shall be within the ranges specified below (see also above).

These conditions shall not be for inspection purposes.

Some recommended values may, however, be taken in other parts of this specification as detail conditions for an applicable test (Table 2-9).

 Additional Electrical Characteristics (Table 2-9), see "Additional Electrical Characteristics" on page 30.



Figure 2-1. Clock Input Timing Diagram

Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside, and pass through, the range such that the rise of fall will be linear between 0.8V and 2.0V.

Unless otherwise stated, all voltages are referenced to the reference terminal (see Table 1-1).





These terms are related by the equation:

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

(4)

 $\theta_{JA}$  is device related and cannot be influenced by the user. However,  $\theta_{CA}$  is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce  $\theta_{CA}$  so that  $\theta_{JA}$  approximately equals  $\theta_{JC}$ . Substitution of  $\theta_{JC}$  for  $\theta_{JA}$  in equation (1) will result in a lower semiconductor junction temperature.

### 2.4.6 Mechanical and Environmental

The microcircuits shall meet all mechanical environmental requirements of MIL-STD-883 for class B devices.

### 2.4.7 Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit is legible and permanently marked with the following information as minimum:

- Atmel Logo
- Manufacturer's Part Number
- Class B Identification
- Date-code of inspection lot
- ESD Identifier if Available
- Country of Manufacturing

### 2.5 Quality Conformance Inspection

### 2.5.1 DESC/MIL-STD-883

Is in accordance with MIL-PRF-38535 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspection are performed on a periodical basis.

### 2.6 Electrical Characteristics

### 2.6.1 General Requirements

All static and dynamic electrical characteristics specified for inspection purposes and the relevant measurements conditions are given below:

- Table 2-4: Static Electrical Characteristics for all electrical variants.
- Table 2-5, Table 2-6, Table 2-7 and Table 2-8: Dynamic electrical characteristics for 8 MHz, 10 MHz and 12.5 MHz.

For static characteristics (Table 2-4), test methods refer to IEC 748-2 method number, where existing.

For dynamic characteristics, test methods refer to clause "Test Conditions Specific to the Device" on page 26 of this specification (Table 2-5, Table 2-6, Table 2-7 and Table 2-8).

Indication of "min" or "max" in the column "test temperature" means minimum or maximum operating temperatures as defined in sub-clause "Recommended Condition of Use and Guaranteed Characteristics" on page 11 here above.

### Table 2-4. Static Characteristics

$V_{CC} = 3.0V$ $V_{DC} \pm 10.0$ , $U_{ND} = 0.0 V_{DC}$ , $10 = -30.7 + 123$ $O$ and $-40.07 + 03$	125°C and -40°C/+85°C	Tc = -55/+125°C	10%; GND = 0	$V_{CC} = 5.0V V_{DC} \pm$
--	-----------------------	-----------------	--------------	----------------------------

			Bef				Limits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
1	I <sub>cc</sub>	Supply current	41	$V_{CC} = 5.5V$ $F_{C} = 8 \text{ MHz}$ $F_{C} = 10 \text{ MHz}$ $F_{C} = 12 \text{ MHz}$	All		42 45 50	mA
		Low level output		$V_{CC} = 4.5V$	25°C			
2	V <sub>OL</sub> <sup>(1)</sup>	voltage for: A1 to A23	37		max		0.5	V
		FC0 to FC2; BG		I <sub>OL</sub> = 3.2 mA	min			
		Low level output		$V_{CC} = 4.5V$	25°C			
3	V <sub>OL</sub> <sup>(2)</sup>	voltage for:	37		max		0.5	V
		HALT		I <sub>OL</sub> = 1.6 mA	min			
		Low level output		$V_{CC} = 4.5V$	25°C			
4	V (3)	voltage for:	27		max		0.5	V
4	VOL	D0 to D15 UDS; LDS; VMA and E	57	I <sub>OL</sub> = 5.3 mA	min		0.5	v
		Low level output		$V_{\rm CC} = 4.5 V$	25°C			
5	V <sub>OL</sub> <sup>(4)</sup>	voltage for:	37		max		0.5	V
		RESET		I <sub>OL</sub> = 5.0 mA	min			
				$V_{CC} = 4.5V$	25°C			
6	V <sub>OH</sub>	High level output	37		max	2.4	$V_{CC} - 0.75$	V
		voltago lor all outputo		I <sub>OH</sub> = -400 μA	min			
		High level input current		$V_{\rm CC} = 5.5 V$	25°C			
7	I <sub>IH</sub> <sup>(1)</sup>	for all inputs excepted	38		max		2.5	μA
		HALT and RESET		$V_{I} = 5.5V$	min			
		Low level input current		$V_{CC} = 5.5V$	25°C			
8	I <sub>IL</sub> <sup>(1)</sup>	for all inputs excepted	38		max	-2.5		μA
		HALT and RESET		$V_I = 0V$	min			
		High level input		$V_{CC} = 5.5V$	25°C			
9	I <sub>IH</sub> (2)	current for:	38		max		20	μA
		HALT and RESET		$V_{I} = 5.5V$	min			
		Low level input		$V_{\rm CC} = 5.5 V$	25°C			
10	ا <sub>ال</sub> (2)	current for:	38		max	-20		μA
		HALT and RESET		$V_I = 0V$	min			





Table 2-4.Static Characteristics (Continued) $V_{CC} = 5.0V V_{DC} \pm 10\%$ ; GND = 0  $V_{DC}$ ; Tc = -55/+125°C and -40°C/+85°C

			Bef			I	Limits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
				$V_{CC} = 5.5V$	25°C			
11	I <sub>OHZ</sub>	High level output			max		20	μA
		S-State leakage current		$V_{OH} = 2.4V$	min			
				$V_{CC} = 5.5V$	25°C			
12	I <sub>OLZ</sub>	Low level output			max		20	μA
		5-State leakage current		$V_{OL} = 0.4V$	min			
				$V_{CC} = 4.5V$	25°C			
13	V <sub>IH</sub>	High level input			max	2.0		V
		voltage for all inputs		$V_{CC} = 5.5V$	min			
				$V_{CC} = 4.5V$	25°C		0.8	V
14	V <sub>IL</sub>	Low level input			max		0.8	V
		voltage for an inpute		$V_{CC} = 5.5V$	min		0.8	V
				Beverse	25°C		25	pF
14A	C <sub>IN</sub>	Input capacitance (all inputs)	11	voltage = 0V	max		NA	pF
				f = 1.0 MHz	min		NA	pF
				Beverse	25°C		20	pF
14B	C <sub>OUT</sub>	Output capacitance	11	voltage = 0V	max		NA	pF
				f = 1.0 MHz	min		NA	pF
14C	V <sub>TEST</sub>	Internal protection Transient energy rating		See note <sup>(9)</sup> 5 cycles	25°C	-500	+500	v

Note: \* Algebraic values

\*\* Measurement method: see "General Requirements" on page 14 and "Test Conditions Specific to the Device" on page 26. Referred notes are given on page 25.

**Table 2-5.**Dynamic Characteristics – TS68C000-8

$V_{CC} = 5.0 V_{DC} =$	± 10%; GND = 0	0 V <sub>DC</sub> ; Tc = -	-55/+125°C ar	nd Tc = -40°C/+85°C
	,	00'		

			Figure			Lin	nits			
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit		
						See "Input and	25°C			
			Output Signals for Dynamic	max						
27	t <sub>SU</sub> (DICL)	Set-up time Data-in to clock low <sup>(1)</sup>	10 – 11 10 – 11 for Dynar Measureme on page (a) to (c f <sub>c</sub> = 8 MH	Measurements" on page 29 (a) to (c) $f_C = 8 MHz$	min	20 <sup>(10)</sup>		ns		



Table 2-6.	Dynamic Characteristics – TS68C000-10 (Continued)
------------	---

			Figure			Lin	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
					25°C			
47	t <sub>SU</sub> (SBBCL)	Set-up time	10 – 11	ldem test 27	max	20 <sup>(10)</sup>		ns
	(001102)	DITION TO CLOCK IOW			min	•		
		Set-up time			25°C			
47	t <sub>SU</sub> (SBGCL)	BGACK low to clock	10 – 11	ldem test 27	max	20 <sup>(10)</sup>		ns
	()	low <sup>(1)</sup>			min			
	_	Set-up time			25°C			
47	t <sub>su</sub> (SVPACL)	VPA low to clock low	10 – 11	ldem test 27	max	20 <sup>(10)</sup>		ns
					min			
					25°C	-		
47	t <sub>SU</sub> (SBERCL)	low to clock low <sup>(1)</sup>	10 — 11	Idem test 27	max	20 <sup>(10)</sup>		ns
	· · · ·				min			
					25°C	-		
2	t <sub>w</sub> (CL)	Clock width low	10 — 11	Idem test 27	max	45	125	ns
					min			
	+				25°C			
3	(CH)	Clock width high	10 — 11	Idem test 27	max	45	125	ns
	. ,				min			
	t <sub>PLH</sub>	Brongation time		Idem	25°C	-		
6A	t <sub>PHL</sub>	clock high to FC valid	10 — 11	test 27	max		60	ns
	(CHECV)			Load. 5	min			
	+	Brongation time		Idem	25°C	-		
9	(CHSLX)	clock high to AS low	10 — 11	test 27	max		55 <sup>(3)</sup>	ns
				Load. 4	min			
	+	Propagation time		ldem	25°C			
9	(CHSL)	CLK high to LDS,	10 — 11	test 27	max		55 <sup>(3)</sup>	ns
		003100		Load. 4	min			
	+	Propagation time		Idem	25°C			
12	(CLSH)	CLK low to AS high	10 — 11	test 27	max	+	55 <sup>(3)</sup>	ns
				Load. 4	min			
	+_	Propagation time		Idem	25°C	+		
12	<sup>י</sup> PLH (CLSH)	CLK low to LDS, UDS	10 – 11	test 27	max	+	55 <sup>(3)</sup>	ns
		ingli		LUdu. 4	min			



			Figure			Lin	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
		Propagation time		ldem	25°C		3.5	CLKS
35	t <sub>PHL</sub> (BBLGL)	BR low to	12	test 27	max	1.5		(2)
	(211202)	BG low		Load: 3	min		+80	ns
		Propagation time		ldem	25°C		3.5	CLKS
37	t <sub>PLH</sub> (GALGH)	BGACK low to	12	test 27	max	1.5		(2)
	(anearly	BG high		Load: 3	min		+80	ns
		Set-un time			25°C			
48	t <sub>SU</sub> (BELDAL)	BERR low to	11	Idem test 27	max	20 <sup>(5)</sup>		ns
		DTACK low		100127	min			
		Set-un time			25°C			
48	t <sub>SU</sub> (BELDAL)	BERR low to	10 – 11	Idem test 27	max	20 <sup>(5)</sup>		ns
		DTACK low		1001 27	min			
		Hold time		ldem	25°C			
26	t <sub>H</sub> (DOSL)	Data-out valid to	11	test 27	max	20 <sup>(4)</sup>		ns
	(0000)	LDS, UDS low		Load: 4	min			

### Table 2-6. Dynamic Characteristics – TS68C000-10 (Continued)

Note: \* Algebraic values

\*\* Measurement method: see "General Requirements" on page 14 and "Test Conditions Specific to the Device" on page 26 Referred notes are given on page 25.

			Figure			Lin	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
				See "Input and	25°C			
		Set-up time		Output Signals for Dynamic	max			
27	t <sub>SU</sub> (DICL)	Data-in to clock low <sup>(1)</sup>	10 – 11	Measurements" on page 29 (a) to (c) f <sub>C</sub> = 12 MHz	min	10 <sup>(10)</sup>		ns
		Set-up time			25°C			
47	t <sub>SU</sub> (SDTCL)	DTACK low to	10 – 11	Idem test 27	max	20 <sup>(10)</sup>		ns
	( <i>y</i>	clock low <sup>(1)</sup>			min			
		Set-up time			25°C			
47	t <sub>SU</sub> (SBRCL)	BR low to clock	10 – 11	Idem test 27	max	20 <sup>(10)</sup>		ns
		low <sup>(1)</sup>			min			

Table 2-7.	Dynamic Characteristics -	TS68C000-12
	Dynamic Onarabicholiob	1000000012



			Figure			Lin	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
		Propagation time		ldem	25°C			
20	t <sub>PHL</sub> (CHRL)	CLK high to R/W	11	test 27	max		60 <sup>(3)</sup>	ns
	()	low		Load: 4	min			
	t <sub>ezi</sub>	Propagation time		ldem	25°C			
23	t <sub>PZH</sub>	CLK low to Data-	11	test 27	max	-	55 <sup>(3)</sup>	ns
	(CLDO)	out valid		Load: 4	min			
	t <sub>ezi</sub>	Propagation time		Idem	25°C	-		
6	t <sub>PZH</sub>	CLK low to	10 — 11	test 27	max	-	55	ns
	(CLAV)	Address valid		Load: 4	min			
					25°C	_		
32	t <sub>HRRF</sub>	RESET/HALT transition time	10 – 11	Idem test 27	max	_	150	ns
					min			
	t <sub>PHL</sub> (CHGL)	Propagation time CLK high to BG low	8 — 9	Idem	25°C	_		
33				test 27	max	-	50	ns
				Load: 3	min			
		Propagation time		Idem	25°C	_		
34	t <sub>PLH</sub> (CHGH)	CLK high to BG high	12	test 27	test 27 max	50	ns	
				Load: 3	min			
		Propagation time		Idem	25°C	_		
40	t <sub>PHL</sub> (CLVM)	CLK low to VMA low	13	test 27 Load: 4	max	_	70	ns
	. ,				min			
		<b>D</b>		Idem	25°C	_		
41	t <sub>PHL</sub> (CLE)	Propagation time LE) CLK low to E low	13	test 27	max	_	45	ns
				Load: 4	min			
				Idem	25°C	_		
8	t <sub>H</sub> (SHAZ)	high to Address	10 – 11	test 27	max	0		ns
				Load: 3	min			
	_	Set-up time		Idem	25°C			
11	t <sub>SU</sub> (AVSL)	Address valid to	10 – 11	test 27	max	15 <sup>(4)</sup>		ns
	. ,	AS, LDS, UDS low		Load: 4	min			
		Propagation time		Idem	25°C	+	3.5	CLKS
35	τ <sub>PHL</sub> (BRLGL)	PHL BR low to BG low	12	test 27	max	1.5		(2)
	(()			Load: 3	min		+70	ns

**Table 2-7.**Dynamic Characteristics – TS68C000-12 (Continued)

			Figure			Lin	nits	
Test Number	Symbol	Parameter	Number (**)	Test Conditions	Test Temperature	Min (*)	Max (*)	Unit
		Propagation time		ldem	25°C		3.5	CLKS
37	t <sub>PLH</sub> (GALGH)	BGACK low to	12	test 27	max	1.5		(2)
		BG high		Load: 3	min	*	+70	ns
	t <sub>SU</sub> (BELDAL)	Set-up time BERR low to DTACK low	11		25°C			
48				Idem test 27	max	20 <sup>(5)</sup>		ns
				1001 27	min			
		Set-up time			25°C			
48	t <sub>SU</sub> (BELDAL)	BERR low to	10 – 11	Idem test 27	max	20 <sup>(5)</sup>		ns
		DTACK low		1001 27	min	•		
		Hold time		ldem	25°C			
26	t <sub>H</sub> (DOSL)	Data-out valid to	11	test 27	max	15 <sup>(4)</sup>		ns
	(2002)	LDS, UDS low		Load: 4	min	†		

Table 2-7. Dynamic Characteristics – TS68C000-12 (Continued)

Note: \* Algebraic values

\*\* Measurement method: see "General Requirements" on page 14 and "Test Conditions Specific to the Device" on page 26

### 2.6.1.1 Referred notes to Table 2-4, Table 2-5, Table 2-6, Table 2-7

The following notes shall apply where referred into Table 2-4, Table 2-5, Table 2-6 and Table 2-7.

- Notes: 1. If the asynchronous setup time (47) requirements are satisfied, the DTACK low-to-data setup time (31) requirement Gan be ignored. The data must only satisfy the data-in to clock-low setup time (27) for the following cycle.
  - 2. Where "CLKS" is stated as unit time limit, the relevant time in nanoseconds shall be calculated as the actual cycle time of clock signal input multiply by the given number of CLKS limits.
  - 3. For a loading capacitance of less than or equal to 50 picofarads, substrate 5 nanoseconds from the value given in the maximum columns.
  - 4. Actual value depends on period.
  - 5. If 47 is satisfied for bath DTACK and BERR, 48 may be 0 nanoseconds.
  - 6. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
  - 7. The falling edge of 56 triggers bath the negation of the strobes (AS, and X DS) and the falling edge of E. either of these events can occur first depending upon the loading on each signal. Specification 49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.
  - 8. When  $\overline{AS}$  and  $R/\overline{W}$  are equally loaded (±20%), substrate 10 nanoseconds from the values in these columns.
  - 9. Each terminal of the device under test shall be tested separately against all existing VCC and VSS terminals of the device which shall be shorted together for the test. The other untested terminals shall be unconnected during the test. One cycle consists of the application of the bath limits as given in Table 2-5, Table 2-6 and Table 2-7.
  - 10. This value should be treated as a min for design purpose. For the conformance testing the value shall be regarded as the maximum time.









2. Time measurement input voltage references

Input voltages which are taken as reference for time measurement shall be:

 $V_{IL} = 0.8V$ 

 $V_{IH} = 2.0V$ 

3. Time measurement input voltage references

Where output is (or becomes to) valid state, the output voltages which are taken as reference for time measurements, shall be as shown in Figure 2-9.





### 2.6.3 Additional Information

Additional information shall not be for any inspection purposes.

2.6.3.1 Power Considerations

See "Thermal Characteristics" on page 13.

### 2.6.3.2 Additional Electrical Characteristics

The following additional characteristics, which are obtained from circuit design, are given for Information only.

Unless otherwise stated, for dynamic additional characteristics, the given reference numbers refer to Figure 2-1 to Figure 2-7 and loading number refer to Figure 2-2 and Figure 2-3 (see "Test Conditions Specific to the Device" on page 26 of this specification).

The given limits should be valid for all operating temperature ranges as defined in "Recommended Condition of Use and Guaranteed Characteristics" on page 11 of this specification.



Included in the register indirect addressing modes is the capability to do post incrementing, predecrementing, offsetting, and indexing. The program counter relative mode can also be modified via Indexing and offsetting.

### 2.7.3 Data Transfer Operations

Transfer of data between devices involves the following leads:

- 1. address bus A1 through A23,
- 2. data bus 00 through D15, and
- 3. control signals.

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at bath the stan and end of a cycle. In addition, the bus master Is responsible for deskewing the acknowledge and data signals tram the slave device.

The following paragraphs explain the read, write, and read-modify.write cycles. The indivisible read-modify-write cycle is the method used by the TS68C000 for interlocked multiprocessor communications.

### 2.7.3.1 Read Cycle

During a read cycle, the processor receives data tram the memory of a peripheral devlce. The processor reads bytes of data in all cases. If the instruction specifies a ward (or double ward) operation, the processor reads both upper and lower bytes simultaneously. by asserting both upper and lower data strobes. When the instruction specifies byte operation, the processor uses an internal AO bit to determine which byte to read and then Issues the data strobe required for that byte. For byte operations, when the AO bit equals zero, the upper data strobes is issued. When the AO bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions is internally.

### 2.7.3.2 Write Cycle

During a write cycle, the processor sends data to either the memory of a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a ward operation, the processor writes bath bytes. When the instruction specifies a byte operation, the processor uses an internal AO bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the AO bit equals zero, the upper data strobe is issued. When the AO bit equals one, the lower data strobe is issued.

Addressing Modes	Syntax
Register direct addressing	
Data register direct	Dn
Address register direct	An
Absolute data addressing	
Absolute short	xxx.W
Absolute long	xxx.L
Program counter relative addressing	
Relative with offset	d <sub>16</sub> (PC)
Relative with index offset	d <sub>8</sub> (PC, Xn)

Table 2-10. Addressing Mode
-----------------------------



Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
AND	Logical AND
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right
Bcc	Branch Conditionally
BCHG	Bit Test and Change
BCLR	Bit Test and Clear
BRA	Branch Always
BSET	Bit Test and Set
BSR	Branch to Subroutine
BTST	Bit Test
CHK	Check Register Against Bounds
CLR	Clear Operand
CMP	Compare
DBcc	Test Condition, Decrement and Branch
DIVS	Signed Divide
DIVU	Unsigned Divide
EOR	Exclusive OR
EXG	Exchange Registers
EXT	Sign Extend
JMP	Jump
JSR	Jump to Subroutine
LEA	Lead Effective Address
LINK	Link Stack
LSL	Logical Shift Left
LSR	Logical Shift Right
MOVE	Move
MULS	Signed Multiply
MULU	Unsigned Multiply
NBCD	Negate Decimal with Extend
NEG	Negate
NOP	No Operation
NOT	One's Complement
OR	Logical OR
PEA	Push Effective Address

Table 2-11.	Instruction Set Summary
-------------	-------------------------

Mnemonic	Description
RESET	Rest External Devices
ROL	Rotate Left without Extend
ROR	Rotate Right without Extend
ROXL	Rotate Left with Extend
ROXR	Rotate Right with Extend
RTE	Return from Exception
RTR	Return and Restore
RTS	Return form Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditional
STOP	Stop
SUB	Subtract
SWAP	Swap Data Register Halves
TAS	Test and Set Operand
TRAP	Тгар
TRAPV	Trap on Overflow
TST	Test
UNLK	Unlink

Table 2-11.	Instruction	Set Summarv	(Continued)

### 2.7.3.3 Read Modify Write Cycle

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the TS68C000, this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This Instruction is the only instruction that uses the read-modify-write cycles and since the test and set instruction only operates on bytes, all read-modify-write are byte operations.

### 2.7.4 Instruction Set Overview

The TS68C000 instruction set is shown in Table 2-11. Some additional instructions are variations, or sub-sets, of these and they appear in Table 2-12. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned, multiply and divide, "quick" arithmetic operations, BCD arithmetic, and expanded operations (through traps).



### 2.7.5 Processing States

The TS68C000 is always in one of three processing states: normal, exception, or halted.

### 2.7.5.1 Normal Processing

The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of normal state is the stopped state which the processor enters when a stop instruction is executed. In this state, no further references are made.

### 2.7.5.2 Exception Processing

The exception processing state is associated with interrupts, trap instructions, tracing, and other exception conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

### 2.7.5.3 Halted Processing

The halted processing state is an Indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus errors occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

Asserting the reset and halt line for ten cycles will cause a processor reset, except when VCC is initially applied to the processor. In this case, an external reset must be applied for least 100 milliseconds.

### 2.7.6 Interface with EF 6800 Peripherals

Extensive line of EF6800 peripherals are directly compatible with the TS68C000.

Note: It is the own user's responsibility to verify the actual EF 6800 peripheral performances to be compatible to the actual used TS68C000 microprocessor performances.

Soma of the EF 6800 peripheral that are particularly useful are:

EF6821: Peripheral Interface Adapter

EF6840: Programmable Timer Module

EF6850: Asynchronous Communications Interface Adapter

EF6852: Synchronous Serial Data Adapter

EF6854: Advanced Data Link Controller

To interface the synchronous EF 6800 peripherals with the asynchronous TS68C000, the processor modifies its bus cycle to meet the EF 6800 cycle requirements whenever an EF 6800 device address is detected. This is possible since both processors use memory mapped 1/0. Figure 2-13 is a flowchart of the interface operation between the processor and EF 6800 devices.



### Figure 2-13. EF6800 Interfacing Flowchart

### PROCESSOR



#### 2.7.6.1 Data Transfer Operation

Three signals on processor provide the EF 6800 interface. They are: enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or phase 2 signal in existing EF 6800 systems. The bus frequency is one tenth of the incoming TS68C000 clock frequency. The timing of E allows 1 MHz peripherals to be used 8 MHz TS68C000. Enable has a 60/40 duty cycle, that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

EF6800 cycle timing is given in Figure 2-17 and Figure 2-18. At state zero (50) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output fines. One-half clock later, in state 1, the address bus is released from the high-impedance state.

During state 2, the address strobe  $(\overline{AS})$  is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle, the read/write  $(R/\overline{W})$  signal is switched to low (write) during state 2. One-half clock later, in state 3, the write data Is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of VPA.

The  $\overline{VPA}$  input signals the processor that the address on the bus is the address of an EF 6800 device (or an area reserved for EF6800 devices) and that the bus should conform to the phase 2 transfer characteristics of the EF 6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by the address strobe. Chip select for the EF 6800 peripherals should be derived by decoding the address bus conditioned by VMA.





Figure 2-15. TS68C000 to EF6800 Peripheral Timing – Worst Case

### 2.7.6.2 Interrupt Interface Operation

During an interrupt acknowledge cycle while the processor is fetching the vector, the  $\overline{VPA}$  is asserted, the TS68C000 will assert  $\overline{VMA}$  and complete a normal EF 6800 read cycle as shown in Figure 2-16. The processor will then use an internally generated vector that is a function of the interrupt being serviced. This process is know as autovectorIng. The seven autovectors are vector number 25 through 31 (decimal).

Autovectoring operates in the same fashion (but is not restricted to) the EF 6800 interrupt sequence. The basic difference is that there are six normal interrupt vectors and one NMI type vector. As with bath the EF 6800 and the TS68C(XX)'s normal vectored interrupt, the Interrupt service routine can be located any-where in the address space. This is due to the tact that while the vector numbers are fixed the contents of the vector table entries are assigned by the user.

Since VMA is asserted during autovectoring. The EF 6800 peripheral address decoding should prevent unintended accesses.

# TS68C000



Figure 2-16. Autovector Operation Timing Diagram

Although UDS and LDS are asserted, no data is read from the bus during the autovector cycle. The vector number is generated internally).

Table 2-13.	<b>Dynamic Electrical Characteristics</b>	TS68C000 to EF 6800 Periphera
-------------	---	-------------------------------

			8 MHz		10 MHz		12.5 MHz		
			Lin	Limits		Limits		Limits	
Number	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
12	CLSH	Clock low to $\overline{AS}$ , $\overline{DS}$ high <sup>(1)</sup>		70		55		50	ns
18	CHRH	Clock high to $R/\overline{W}$ high <sup>(1)</sup>	0	70	0	60	0	60	ns
20	CHRL	Clock high to $R/\overline{W}$ low (write) <sup>(1)</sup>		70		60		60	ns
23	CLDO	Clock low to data out valid (write)		70		55		55	ns
27	CLDO	Data in to clock low (set up time on read) <sup>(2)</sup>	15		10		10		ns
29	SHDII	$\overline{\text{AS}}$ , $\overline{\text{DS}}$ high to Data in invalid (hold time on read)	0		0		0		ns
40	CLVML	$\overline{AS}$ , $\overline{DS}$ high to $\overline{VPA}$ high		70		70		70	ns
41	CLET	Clock low to E transition		70		55		45	ns
42	Erf	E output rise and fall time		25		25		25	ns
43	VMLEH	VMA low to E high	200		150		90		ns
44	SHVPH	AS, DS high to VPA high	0	120	0	90	0	70	ns





			8 MHz		10 MHz		12.5 MHz		
			Limits		Limits		Limits		
Number	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
45	ELCAI	E low to control, address bus invalid (address hold time)	30		10		10		ns
47	ASI	Asynchronous input setup time <sup>(2)</sup>	20		20		20		ns
49	SHEL	$\overline{\text{AS}}$ , $\overline{\text{DS}}$ high to E low <sup>(3)</sup>	-70	70	-55	55	-80		ns
50	EH	E width high	450		350		280		ns
51	EL	E width low	700		550		440		ns
54	ELDOI	E low to data out invalid	30		20		15		ns

### Table 2-13. Dynamic Electrical Characteristics TS68C000 to EF 6800 Peripheral (Continued)

Notes: 1. For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the value given in the maximum columns.

2. If the asynchronous setup time (47) requirements are satisfied, the DTACK low-to-data setup time (31) required can be ignored. The data must only satisfy the date in clock-low setup time (27) for the following cycle.

3. The falling edge of S6 triggers both the negation of the strobes (AS and X DS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal specification 49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

### Figure 2-17. TS68C000 to EF6800 Peripheral Timing Diagram – Best Case



Note: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

## TS68C000



Figure 2-18. TS68C000 to EF6800 Peripheral Timing Diagram – Worse Case

Note: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

### 2.8 Preparation For Delivery

2.8.1 Packaging

Microcircuit are prepared for delivery in accordance with MIL-PRF-38535.

### 2.8.2 Certificate of Compliance

Atmel offers a certificate of compliance with each shipment of parts, affirming the products are in compliance with MIL-STD-883 and guarantying the parameters not tested at extreme temperatures for the entire temperature range.

### 2.9 Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50%, if practical.

### 2.11.3 Standard Product



Note: 1. For availability of the different versions, contact your Atmel sale office.





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### **Regional Headquarters**

### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

*Memory* 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



2170A-HIREL-09/05