

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 20x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LFBGA
Supplier Device Package	64-MAPBGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl17z256vmp4r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Operating Characteristics**

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range: -40 to 85 °C for WLCSP package and -40 to 105 °C for other packages

#### Packages

- 64 LQFP 10mm x 10mm, 0.5mm pitch, 1.6mm thickness
- 64 MAPBGA 5mm x 5mm, 0.5mm pitch, 1.23mm thickness
- 48 QFN 7mm x 7mm, 0.5mm pitch, 0.65mm thickness
- 32 QFN 5mm x 5mm, 0.5mm pitch, 0.65mm thickness
- 36 WLCSP 2.8mm x 2.7mm, 0.4mm pitch, 0.6mm thickness

#### Security and Integrity

- 80-bit unique identification number per chip
- Advanced flash security

#### I/O

• Up to 54 general-purpose input/output pins (GPIO) and 6 high-drive pad

#### Low Power

- Down to 54uA/MHz in very low power run mode
- Down to 1.96uA in VLLS3 mode (RAM + RTC
- retained)
- Six flexible static modes

Pro	duct	Memory Package		ckage	IO and ADC channel			
Part number	Marking (Line1/ Line2)	Flash (KB)	SRAM (KB)	Pin count	Package	GPIOs	GPIOs (INT/HD) <sup>1</sup>	ADC channels (SE/DP)
MKL17Z128VFM4	M17P7V	128	32	32	QFN	28	19/6	11/2
MKL17Z256VFM4	M17P8V	256	32	32	QFN	28	19/6	11/2
MKL17Z128VFT4	M17P7V	128	32	48	QFN	40	24/6	18/3
MKL17Z256VFT4	M17P8V	256	32	48	QFN	40	24/6	18/3
MKL17Z128VLH4	MKL17Z128V//LH4	128	32	64	LQFP	54	31/6	20/4
MKL17Z256VLH4	MKL17Z256V//LH4	256	32	64	LQFP	54	31/6	20/4
MKL17Z128VMP4	M17P7V	128	32	64	MAPBGA	54	31/6	20/4
MKL17Z256VMP4	M17P8V	256	32	64	MAPBGA	54	31/6	20/4
MKL17Z256CAL4R	MKL17Z256CAL4	256	32	36	WLCSP	26	23/6	7/0

#### **Ordering Information**

1. INT: interrupt pin numbers; HD: high drive pin numbers

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL1XPB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL17P64M48SF6RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	This document.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_1N71K <sup>1</sup>

# **Table of Contents**

1	Rati	tings	5
	1.1	Thermal handling ratings	5
	1.2	Moisture handling ratings	5
	1.3	ESD handling ratings	5
	1.4	Voltage and current operating ratings	5
2	Gen	neral	6
	2.1	AC electrical characteristics	6
	2.2	Nonswitching electrical specifications	6
		2.2.1 Voltage and current operating requir	ements7
		2.2.2 LVD and POR operating requirement	ts7
		2.2.3 Voltage and current operating behav	/iors8
		2.2.4 Power mode transition operating bel	naviors9
		2.2.5 Power consumption operating behav	/iors 10
		2.2.6 EMC radiated emissions operating b	ehaviors20
		2.2.7 Designing with radiated emissions in	
		2.2.8 Capacitance attributes	
	2.3	Switching specifications	21
		2.3.1 Device clock specifications	
		2.3.2 General switching specifications	
	2.4		
		2.4.1 Thermal operating requirements	
		2.4.2 Thermal attributes	
3	Peri	ripheral operating requirements and behaviors	
	3.1	Core modules	
		3.1.1 SWD electricals	
	3.2	-,	
	3.3	Clock modules	
		3.3.1 MCG-Lite specifications	
		3.3.2 Oscillator electrical specifications	
	3.4	·····, ····,	
		3.4.1 Flash electrical specifications	
	3.6	Analog	

		3.6.1	ADC electrical specifications	31
		3.6.2	Voltage reference electrical specifications	36
		3.6.3	CMP and 6-bit DAC electrical specifications	37
		3.6.4	12-bit DAC electrical characteristics	39
	3.7	Timers		42
	3.8	Comm	unication interfaces	42
		3.8.1	SPI switching specifications	42
		3.8.2	I2C	47
		3.8.3	UART	
		3.8.4	I2S/SAI switching specifications	49
4	Dim	ensions	·	53
	4.1	Obtain	ing package dimensions	53
5	Pino	outs and	Packaging	54
	5.1	KL17 s	ignal multiplexing and pin assignments	54
	5.2	KL17 F	Family Pinouts	57
	5.3	Recom	mended connection for unused analog and	
		digital	pins	61
6	Ord	ering pa	arts	62
			nining valid orderable parts	
7	Part	identifi	cation	62
	7.1	Descri	ption	62
	7.2	Format	t	63
	7.3	Fields.		63
			le	
8	Terr	ninolog	y and guidelines	64
	8.1	Definiti	ons	64
			les	
	8.3	Typica	I-value conditions	65
	8.4		nship between ratings and operating	
			ments	
	8.5	Guidel	ines for ratings and operating requirements	66
9	Rev	ision Hi	story	<mark>66</mark>

### **1.4 Voltage and current operating ratings**


Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	—	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

# 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V\_{IL} + (V\_{IH} - V\_{IL}) / 2

### Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume that the output pins have the following characteristics.

- $C_L=30 \text{ pF loads}$
- Slew rate disabled
- Normal drive strength

# 2.2 Nonswitching electrical specifications

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICIO</sub>	IO pin negative DC injection current — single pin • V <sub>IN</sub> < V <sub>SS</sub> -0.3V	-3	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins				
	Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	2
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	—	V	

# 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

1. All I/O pins are internally clamped to  $V_{SS}$  through a ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{IO\_MIN}$  (=  $V_{SS}$ -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R =  $(V_{IO\_MIN} - V_{IN})/|I_{ICIO}|$ .

2. Open drain outputs must be pulled to  $V_{DD}$ .

# 2.2.2 LVD and POR operating requirements

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	_
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	_
	Low-voltage warning thresholds — high range					1

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 50 °C		10.26	17.62		
	• at 85 °C	_	33.49	60.19	μA	
	• at 105 °C	—	102.92	162.20		
I <sub>DD_LLS</sub>	Low-leakage stop mode current, all peripheral disable, at 3.0 V • at 25 °C and below	_	2.06	3.33	μΑ	
	• at 50 °C	—	4.72	6.85		
	• at 70 °C	—	8.13	13.30		
	• at 85 °C	—	13.34	24.70		
	• at 105 °C	—	41.08	52.43		
I <sub>DD_LLS</sub>	Low-leakage stop mode current with RTC current, at 3.0 V • at 25 °C and below • at 50 °C	_	2.46 5.12	3.73 7.25	μA	
	• at 70 °C	—	8.53	11.78		
	• at 85 °C	—	13.74	18.91		
	• at 105 °C	—	41.48	52.83		
I <sub>DD_LLS</sub>	Low-leakage stop mode current with RTC current, at 1.8 V • at 25 °C and below • at 50 °C • at 70 °C • at 85 °C • at 105 °C	 	2.35 4.91 8.32 13.44 40.47	2.70 6.75 11.78 18.21 51.85	μA	3
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current, all peripheral disable, at 3.0 V • at 25 °C and below • at 50 °C • at 70 °C • at 85 °C • at 105 °C	 	1.45 3.37 5.76 9.72 30.41	1.85 4.39 8.48 14.30 37.50	μA	
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current with RTC current, at 3.0 V • at 25 °C and below • at 50 °C • at 70 °C • at 85 °C	 	2.05 3.97 6.36 10.32	2.45 4.99 9.08 14.73	μA	3
	• at 105 °C		31.01	38.10		

Table 9. Power consumption operating behaviors (continued)

of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \text{ °C}$ ,  $f_{OSC} = IRC48M$ ,  $f_{SYS} = 48 \text{ MHz}$ ,  $f_{BUS} = 24 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 2.2.8 Capacitance attributes

### Table 12. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance	—	7	pF

### 2.3 Switching specifications

### 2.3.1 Device clock specifications

### Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			
f <sub>SYS</sub>	System and core clock <sup>1</sup>		48	MHz
f <sub>BUS</sub>	Bus clock <sup>1</sup>	_	24	MHz
f <sub>FLASH</sub>	Flash clock <sup>1</sup>		24	MHz
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz
	VLPR and VLPS modes <sup>2</sup>			
f <sub>SYS</sub>	System and core clock	_	4	MHz
f <sub>BUS</sub>	Bus clock	—	1	MHz
f <sub>FLASH</sub>	Flash clock	_	1	MHz
f <sub>LPTMR</sub>	LPTMR clock <sup>3</sup>	_	24	MHz

#### Peripheral operating requirements and behaviors

- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
- 5. Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

### 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

### 3.1.1 SWD electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1		ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5		ns

Table 18. SWD full voltage range electricals




Figure 4. Serial wire clock input timing

### 3.6.2 Voltage reference electrical specifications

Table 29.	<b>VREF full-range</b>	operating	requirements
-----------	------------------------	-----------	--------------

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage		3.6	V	
T <sub>A</sub>	Temperature	Operating temperature range of the device		°C	
CL	Output load capacitance	1(	00	nF	1, 2

- 1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
- The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.

# Table 30 is tested under the condition of setting VREF\_TRM[CHOPEN], VREF\_SC[REGEN] and VREF\_SC[ICOMPEN] bits to 1.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal $V_{\text{DDA}}$ and temperature=25C	1.1915	1.195	1.1977	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	—	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.193	—	1.197	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	—	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range: 0 to 70°C)			50	mV	1
I <sub>bg</sub>	Bandgap only current	_	—	80	μA	1
I <sub>lp</sub>	Low-power buffer current		_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	—	1	mA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	—	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
T <sub>chop_osc_st</sub>	C <sub>chop_osc_st</sub> Internal bandgap start-up delay with chop		—	35	ms	-
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	—	mV	1

Table 30. VREF full-range operating behaviors

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

#### Table 31. VREF limited-range operating requirements

### Table 32. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 3.6.3 CMP and 6-bit DAC electrical specifications

 Table 33.
 Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	—	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	$V_{SS} - 0.3$	—	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	—	—	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	—	10	_	mV
	• CR0[HYSTCTR] = 10	—	20	_	mV
	<ul> <li>CR0[HYSTCTR] = 11</li> </ul>	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5			V
V <sub>CMPOI</sub>	Output low	_		0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>			40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	—	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5		0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3		0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.

 Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

3. 1 LSB = V<sub>reference</sub>/64





Figure 13. Offset at half scale vs. temperature

# 3.7 Timers

See General switching specifications.

# 3.8 Communication interfaces



### Figure 19. I2S/SAI timing — master modes

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	-	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	-	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	33	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	—	28	ns

### Table 43. I2S/SAI slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 20. I2S/SAI timing — slave modes

# 3.8.4.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.


 
 Table 44.
 I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK		—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns

64 MAP BGA	64 LQFP	48 QFN	36 WLC SP	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
A2	64	48	B6	32	PTD7	DISABLED		PTD7	SPI1_MISO	LPUARTO_ TX		SPI1_MOSI	FXIO0_D7	
C5	—	-	C5	_	Reserved	Reserved	Reserved							
_	_	-	C6	_	Reserved	Reserved	Reserved							
_	_	-	D5	-	Reserved	Reserved	Reserved							
—	—	_	D6	-	Reserved	Reserved	Reserved							

### 5.2 KL17 Family Pinouts

Figure below shows the 32 QFN pinouts:



### Figure 23. 32 QFN Pinout diagram


Figure below shows the 36 WLCSP pinouts:

#### **Pinouts and Packaging**

	1	2	3	4	5	6	
A	PTC3	PTC4	PTC5	PTC7	PTD4	PTD6	А
В	PTC1	PTC2	VDD	PTC6	PTD5	PTD7	в
С	PTB1	PTB0	PTA16	VSS	Reserved	Reserved	с
D	PTA20	PTA17	PTA15	PTA2	Reserved	Reserved	D
E	PTA19	VDD	PTA14	PTA1	PTE30	VDDA/ VREFH	E
F	PTA18	VSS	PTA4	PTA3	PTA0	VSSA/ VREFL	F
	1	2	3	4	5	6	

Figure 24. 36 WLCSP Pinout diagram

Figure below shows the 48 QFN pinouts:



**Pinouts and Packaging** 

Figure 27. 64 LQFP Pinout diagram

# 5.3 Recommended connection for unused analog and digital pins

Table 46 shows the recommended connections for analog interface pins if those analog interfaces are not used in the customer's application

Pin Type	KL17	Short recommendation	Detailed recommendation
GPIO/Analog	PTA18/EXTAL0	Float	Analog input - Float
GPIO/Analog	PTA19/XTAL0	Float	Analog output - Float
GPIO/Analog	PTx/DAC0_OUT	Float	Float (default is analog input)
GPIO/Analog	PTx/ADCx	Float	Float (default is analog input)
GPIO/Analog	PTx/CMPx	Float	Float (default is analog input)
GPIO/Digital	PTA0/SWD_CLK	Float	Float (default is SWD with pulldown)
GPIO/Digital	PTA3/SWD_DIO	Float	Float (default is SWD with pullup)
GPIO/Digital	PTA4/NMI_b	10 k $\Omega$ pullup or disabled and float	Pull high or disable in PCR & FOPT and float
GPIO/Digital	PTx	Float	Float (default is disabled)
VDDA	VDDA	Always connect to VDD potential	Always connect to VDD potential
VREFH	VREFH	Always connect to VDD potential	Always connect to VDD potential
VREFL	VREFL	Always connect to VSS potential	Always connect to VSS potential
VSSA	VSSA	Always connect to VSS potential	Always connect to VSS potential
Reserved	Reserved	Tie to ground through 10 k $\Omega$	Tie to ground through 10 k $\Omega$

### Table 46. Recommended connection for unused analog interfaces

# 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the Web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers:

# 7 Part identification


# 8 Terminology and guidelines

### 8.1 Definitions

Key terms are defined in the following table:

Term	Definition
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:
	<ul> <li>Operating ratings apply during operation of the chip.</li> <li>Handling ratings apply when the chip is not powered.</li> </ul>
	<b>NOTE:</b> The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions
Typical value	A specified value for a technical characteristic that:
	<ul> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions</li> </ul>
	<b>NOTE:</b> Typical values are provided as design guidelines and are neither tested nor guaranteed.

# 8.4 Relationship between ratings and operating requirements



### 8.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 9 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes	
3	09 August 2014	<ul> <li>Initial Public release</li> <li>Updated Table 9 - Power consumption operating behaviors.</li> <li>Added a note related to 32 QFN pin package in Pinouts topic.</li> </ul>	
4	03 March 2015	<ul><li>Updated the features and completed the ordering information.</li><li>Removed thickness dimension from package diagrams.</li></ul>	

Table 48. Revision History

Rev. No.	Rev. No. Date Substantial Changes		
		<ul> <li>Updated Related Resources table to include Chip Errata resource name and Package Drawing part numbers in the respective rows. Also updated Product Brief resource references.</li> <li>Updated Table 7. Voltage and current operating behaviors.         <ul> <li>Specified correct max. value for I<sub>IN</sub>.</li> </ul> </li> <li>Updated Table - 9 Power consumption operating behaviors.         <ul> <li>Rows added for IDD for reset pin hold low (I<sub>DD_RESET_LOW</sub>) at 1.7V and 3V.</li> <li>Measurement unit updated for I<sub>DD_VLLS1</sub> from nA to µA.</li> <li>Footnote 1 was moved in the beginning of the table as text.</li> </ul> </li> <li>Added Table - 11 EMC radiated emissions operating behaviors for 64-pin LQFP package under section 2.2.6.</li> <li>Updated Table - 18 (IRC48M specification) and Table - 19 (IRC8M/2M specification) under section 3.3.1 - 'MCG-Lite specifications'.</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature range (T), untrimmed (f<sub>IRC_UT</sub>), trim function (Δf<sub>IRC_C</sub>, Δf<sub>IRC_F</sub>) data from Table - 18 (IRC48M specification).</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature range (T) data from Table - 19 (IRC8M/2M specification).</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature curve after Table - 19 (IRC8M/2M specification).</li> <li>Added Figure 6. IRC8M Frequency Drift vs Temperature curve after Table - 19 (IRC8M/2M specification).</li> <li>Updated Table 29. VREF full-range operating behaviors.</li> <li>Removed A<sub>Q</sub>(Aging coefficient) row.</li> <li>Added T<sub>chop_osc_stup</sub> parameter.</li> <li>Added T<sub>chop_osc_stup</sub> parameter.</li> <li>Added T<sub>chop_osc_stup</sub> parameter.</li> <li>Added Table 29. VREF full-range operating behaviors.</li> <li>Removed A<sub>Q</sub>(Aging coefficient) row.</li> <li>Added T<sub>chop_osc_stup</sub> parameter.</li> <li>Added Tables: "I2C timing" and "I2C 1Mbit/s timing" under section - I<sup>2</sup>C.</li> <li>Added VREF specifications (V<sub>REFH</sub> and V<sub>REF</sub></li></ul>	
5	12 August 2015	<ul> <li>In Table 9. Power consumption operating behaviors:         <ul> <li>Updated Max. values of I<sub>DD_WAIT</sub>, I<sub>DD_VLPW</sub>, I<sub>DD_STOP</sub>, I<sub>DD_VLPS</sub>, I<sub>DD_LLS</sub>, I<sub>DD_VLLS3</sub>, I<sub>DD_VLLS1</sub>, I<sub>DD_VLLS0</sub>.</li> <li>Modified unit of I<sub>DD_VLLS0</sub> from nA to µA.</li> <li>Removed I<sub>DD_RESET_LOW</sub> information.</li> </ul> </li> <li>In Table 13. Device clock specifications, added a footnote for normal run mode.</li> <li>In Table 15. Thermal operating requirements, modified the footnote for Ambient temperature.</li> <li>In Table 18. IRC48M specification, removed f<sub>IRC_T</sub> data and added Δf<sub>irc48m_of_lv</sub> and Δf<sub>irc48m_of_hv</sub> specifications.</li> <li>In Table 26. 16-bit ADC operating conditions, updated Max. value of f<sub>ADCK</sub> and C<sub>rate</sub>.</li> </ul>	
5.1	16 Nov 2015	Added 36-pin WLCSP package information.	
6	25 Jan 2016	Completed all the TBDs of the 36-pin WLCSP package.	



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, the Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2016 Freescale Semiconductor, Inc.

Document Number KL17P64M48SF6 Revision 6, 02/2016



